Multilayer interconnection structure for semiconductor device
Abstract
Abstract A multilayer interconnection structure for a semiconductor device has interconnection layers superposed on each other on the surface of a semiconductor substrate with an insulating layer interposed therebetween. Connection between the desired interconnection layers or between the desired interconnection layer and semiconductor substrate is effected by means of a contact hole formed in the respective insulating layers. Two upper and lower interconnection layers intersect each other above the contact holes, and the contact hole (8a, 8b, 8c, 8d) does not overlap part of the traverse region of the upper interconnection layer (7) in the intersecting section.
Inventors
- 👤 Yukihiro Ushiku
Bibliographic Details
Claims Analysis
Total Claims: 4References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.