EP0164868A2
Expired / Lapsed
EP
⏱️ 0.0 years remaining
An erasable programmable read only memory
Assignee: Advanced Micro Devices Inc
•
Filing: 1985-05-02
•
Granted: —
•
Expires: 2005-05-02
Abstract
Abstract A programmable read only memory erased by exposure to light is disclosed which includes a series of word lines, a series of bit lines, a group of memory cells, each connected to a bit line and a word line, and a word line pumping circuit which is selectively connectable to each of the word lines. A decoder is connected to each of the word lines for connecting the desired word line to the pumping circuit. The pumping circuit includes serially connected diodes between a source of programming voltage and the word line, and a clocked capacitor coupled to a node between the diodes.
Inventors
- 👤 Michael S. Briner
Bibliographic Details
Application Number
—
Jurisdiction
EP
Data Source
google_patents
Last Synchronized
2026-11-02 21:29
CPC Classifications
G; G11; G11C; G11C16/00; G11C16/02; G11C16/06; G11C16/10; G11C16/12; G11C16/08; G11C16/30
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
72 words
A programmable read only memory erased by exposure to light comprising: a first plurality of word lines; a second plurality of bit lines; a plurality of memory cells, each connected to a bit line and a word line; a word line pumping circuit selectively connectable to each of the word lines; and a decoder connected to each of the word lines for selectively connecting a single word line to the pumping circuit.
Claim 2
Dependent Claim
72 words
A programmable read only memory erased by exposure to light comprising: a first plurality of word lines; a second plurality of bit lines; a plurality of memory cells, each connected to a bit line and a word line; a word line pumping circuit selectively connectable to each of the word lines; and a decoder connected to each of the word lines for selectively connecting a single word line to the pumping circuit.
Claim 3
Dependent Claim
54 words
Apparatus as in claim 1 wherein the word line pumping circuit comprises: first diode means connected between a first source of electrical signals and a first node; second diode means connected between an output terminal and the first node; and capacitor means connected between a clocked source of electrical signals and the first node.
Claim 4
Dependent Claim
30 words
Apparatus as in claim 2 wherein the first and second diode means permit electrical current to flow toward the output terminal but not toward the first source of electrical signals.
Claim 5
Dependent Claim
29 words
' Apparatus as in claim 3 wherein the first diode means comprises a first intrinsic field effect transistor connected between the first node and the source of electrical signals.
Claim 6
Dependent Claim
26 words
Apparatus as in claim 4 wherein the second diode means comprises a second intrinsic field effect transistor connected between the first node and the output terminal.
Claim 7
Dependent Claim
29 words
Apparatus as in claim 2 wherein the word line pumping circuit further comprises current limiting means connected between the first diode means and the first source of electrical signals.
Claim 8
Dependent Claim
15 words
Apparatus as in claim 6 wherein the current limiting means comprises a depletion mode transistor.
Claim 9
Dependent Claim
29 words
Apparatus as in claim 1 wherein the decoder comprises a plurality of pairs of transistors, each pair coupled to a different word line and connected to receive address signals.
Claim 10
Dependent Claim
37 words
Apparatus as in claim 8 wherein: a first transistor of each pair is connected between the pumping circuit and the memory cells; and a second transistor of each pair is connected between the word line and ground.
Claim 11
Dependent Claim
34 words
Apparatus as in claim 9 wherein a first address signal is supplied to the first transistor of each pair and a complementary address signal is simultaneously supplied to the second transistor of each pair.
Claim 12
Dependent Claim
16 words
Apparatus as in claim 10 wherein the address signal is coupled to a second pumping circuit.
References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.