EP0226975A2
Expired / Lapsed
EP
⏱️ 0.0 years remaining
Network interface equipment for interfacing digital data with a bus network
Assignee: General Electric Co
•
Filing: 1986-12-12
•
Granted: —
•
Expires: 2006-12-12
Abstract
Abstract A network interface equipment for a bus network employs separate processors and random-access memories for handling bus-protocol and data portions of a data packet. Each processor has access to a separate random-access memory to and from which it moves data. The random-access memories are multiple-ported to permit access by more than one requester with a logic arbitrator to resolve conflicts. A status random-access memory provides communication between the two processors.
Inventors
- 👤 Bernard George Puerzer
- 👤 Royal Ray Morse Iii
Bibliographic Details
Application Number
—
Jurisdiction
EP
Data Source
google_patents
Last Synchronized
2026-10-24 13:42
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/38; H; H04; H04L; H04L12/00; H04L12/28; H04L12/40; H04L12/40006; H04L12/40032; G06F13/10; G06F13/12; G06F13/124; G06F13/128; H04L12/40143; H04L12/4015; H04L12/407; H04L12/413
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
155 words
A network interface equipment for interfacing bus digital data with a user equipment, comprising: a message processor; a message random-access memory; means in said message random-access memory for servicing data requests from said bus, said message processor and from said user equipment; said message random-access memory including means effective for storing data portions of a data packet being transmitted or received; a protocol processor; a protocol random-access memory; means in said protocol random-access memory for servicing protocol requests from said bus and said protocol processor; said protocol processor being effective for producing at least a header portion of said data packet for storage in said protocol random-access memory for data packets to be transmitted and for testing correctness of received messages; and either of said message and protocol random-access memories being effective for servicing any of their respective data requests independently of the other thereof, whereby substantial parallelism of protocol and data handling is achieved.
Claim 2
Dependent Claim
155 words
A network interface equipment for interfacing bus digital data with a user equipment, comprising: a message processor; a message random-access memory; means in said message random-access memory for servicing data requests from said bus, said message processor and from said user equipment; said message random-access memory including means effective for storing data portions of a data packet being transmitted or received; a protocol processor; a protocol random-access memory; means in said protocol random-access memory for servicing protocol requests from said bus and said protocol processor; said protocol processor being effective for producing at least a header portion of said data packet for storage in said protocol random-access memory for data packets to be transmitted and for testing correctness of received messages; and either of said message and protocol random-access memories being effective for servicing any of their respective data requests independently of the other thereof, whereby substantial parallelism of protocol and data handling is achieved.
Claim 3
Dependent Claim
24 words
A network interface equipment according to claim 1 further comprising a status random-access memory providing communication between said message processor and said protocol processor.
Claim 4
Dependent Claim
49 words
A network interface equipment according to claim 1 wherein said means in said protocol random-access memory includes a random access memory and logic means for permitting connection of an earlier data request to said random-access memory and for connecting a wait signal in response to a later data request.
Claim 5
Dependent Claim
27 words
A network interface equipment according to claim 3 wherein said logic means includes means for selecting a one of two simultaneous requests according to a priority rule.
References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.