EP0533096A2 Expired / Lapsed EP ⏱️ 0.0 years remaining

Addressing system free from multi-selection of word lines

Assignee: NEC Corp

•

Filing: 1992-09-14

•

Granted: —

•

Expires: 2012-09-14

📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An addressing system comprises an address buffer unit (11) responsive to a clock signal (CLK) of a low level for latching an address signal (A0 to Ax) indicative of one of word lines (WL1 to WLm), and maintaining the address signal until the clock signal is shifted to from a high level to the low level again; an address decoder unit (12) coupled with the address buffer unit for selectively driving decoded signal lines (XS1 to XSm); a timing control unit (14) responsive to the clock signal for producing an in-phase timing signal (TM); and a driver unit (13) having a plurality of driver circuits (131 to 13m) respectively coupled between the decoded signal lines and the plurality of word lines, wherein the plurality of driver circuits are operative to respectively latch logic levels on the associated decoded signal lines when the in-phase timing signal is shifted from the low level to the high level so as to selectively drive the word lines to active level, and maintains all of the word lines in inactive level while the in-phase timing signal remains in the low level, thereby preventing the word lines from multiple selection.

Inventors

👤 Nobuo C/O Nec Corporation Furuya
👤 Kei C/O Nec Corporation Suda

Bibliographic Details

Application Number —

Jurisdiction EP

Data Source google_patents

Last Synchronized 2026-11-07 20:34

CPC Classifications

G; G11; G11C; G11C8/00; G11C8/08; G11C8/18

Claims Analysis

Total Claims: 5

Claim 1

Independent Claim 230 words

An addressing system associated with a plurality of address lines (WL1 to WLm) respectively assigned addresses, comprising: a) an address buffer unit (11) responsive to a clock signal (CLK) of a first level (L) for latching an address signal (A0 to Ax) indicative of one of said addresses, and storing said address signal when said clock signal is shifted from said first level to a second level (H), said address buffer unit maintaining said address signal until said clock signal is shifted to the first level again; b) an address decoder unit (12; 22) coupled with said address buffer unit for selectively driving decoded signal lines (XS1 to XSm); c) a timing control unit (14) responsive to said clock signal for producing an in-phase timing signal (TM); and d) a driver unit (13; 23) having a plurality of driver circuits (131 to 13m; 231 to 23m) respectively coupled between said decoded signal lines and said plurality of address lines, characterized in that said plurality of driver circuits are operative to respectively latch logic levels on the associated decoded signal lines when said in-phase timing signal is shifted from said first level to said second level so as to selectively drive said address lines to active level, said plurality of driver circuits maintaining all of said address lines in inactive level while said in-phase timing signal remains in said first level.

Claim 2

Dependent Claim 109 words

An addressing system as set forth in claim 1, in which each of said driver circuits (131 to 13m) is implemented by a flip flop circuit having a data input node (D) coupled with the associated decoded signal line, an data output node (Q) coupled with the associated address line, a clock node (C) responsive to said in-phase timing signal of said second level for matching a logic level on said associated address line with the logic level on said associated address line, and a reset node (CR) responsive to said in-phase timing signal of said first level for forcibly shifting said data output node to said inactive level.

Claim 3

Dependent Claim 93 words

An addressing system as set forth in claim 1, in which each of said plurality of driver circuits (231 to 23m) comprises a latch circuit (24) responsive to said in-phase timing signal of said first level for storing the logic level on said associated decoded signal line, and isolated from said associated decoded signal line in the presence of said in-phase timing signal of said second level, and a logic circuit (25) coupled between said latch circuit and the associated address line, and enabled with said in-phase timing signal of said second level.

Claim 4

Dependent Claim 50 words

An addressing system as set forth in claim 3, in which said latch circuit (24) comprises a transfer transistor (24a) coupled with the associated decoded signal line and gated with said in-phase timing signal, and a flip flop circuit (24b) coupled between said transfer transistor and said associated logic circuit.

Claim 5

Dependent Claim 56 words

An addressing system as set forth in claim 4, in which said logic circuit (25) comprises a HAND gate (25a) having a first input node supplied with said in-phase timing signal and a second input node coupled with said flip flop circuit, and an inverter (25b) coupled between said NAND gate and said associated address line.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag

Select Category

Notes (Optional)