EP0614324A2 Expired / Lapsed EP ⏱️ 0.0 years remaining

Multiprocessing system for assembly/disassembly of asynchronous transfer mode cells

Assignee: NEC Corp

•

Filing: 1994-01-28

•

Granted: —

•

Expires: 2014-01-28

📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An assembly/disassembly system is comprised of a cell assembly and a cell disassembly, each assembly having one buffer memory (12, 910) with its memory area logically divided into a plurality of data areas (banks). The cell assembly receives TDM data to assemble ATM cells by storing the TDM data into the respective banks according to the virtual channels. When one of said banks stores the TDM data in the payload length of an ATM cell, an new bank (unused bank) is specified to store the TDM data successively. An ATM cell is formed by using the data read out from the bank where the TDM data is stored in the payload length of an ATM cell. The cell disassembly receives ATM cells from the ATM highway (5) to disassemble the ATM cells into TDM data by using the buffer memory. The payload of a received cell is stored into an unused bank of the buffer memory. A chain of the bank addresses each storing the payload of the received ATM cell is formed for each virtual channel of received ATM cells. According to a bank address read out from the chain corresponding to each channel of the TDM highway (11), the data as the TDM data is read out from the buffer memory.

Inventors

👤 Kenji C/O Nec Corporation Yamada
👤 Tatsuo C/O Nec Corporation Nakagawa

Bibliographic Details

Application Number —

Jurisdiction EP

Data Source google_patents

Last Synchronized 2026-11-02 17:54

CPC Classifications

H; H04; H04Q; H04Q11/00; H04Q11/04; H04Q11/0428; H04Q11/0478; H04J; H04J2203/00; H04J2203/0001; H04J2203/0089; H04L; H04L12/00; H04L12/54; H04L12/56; H04L12/5601; H04L2012/5614; H04L2012/5618; H04L2012/5638; H04L2012/5646; H04L2012/5652

Claims Analysis

Total Claims: 12

Claim 1

Independent Claim 153 words

Multiprocessing system for disassembling asynchronous transfer mode (ATM) cells into multiplex data on a multiplex transmission line (11) having a plurality of channels, characterized by: a buffer memory (12) logically divided into a plurality of data areas (hereinafter referred to as banks), each bank being capable of storing the payload data of an ATM cell; accumulation control means (1,3) for specifying one unused bank of said buffer memory to store the payload data of an received ATM cell; storage means (13,14,15) for storing a collection of the addresses of the banks each storing the payload data of the received ATM cell, said collection being formed for each virtual channel of received ATM cells; and disassembly control means (2,3) for reading out data as the multiplex data from said buffer memory according to a bank address read out from said collection for the virtual channel corresponding to each channel of the multiplex transmission line.

Claim 2

Dependent Claim 79 words

Multiprocessing system as set forth in claim 1, characterized in that said accumulation control means is comprised of: an unused bank address memory (16) for retaining the addresses of the banks which are not used for cell disassembly; memory control means (101,104) for reading/writing an unused bank address from/onto said unused bank address memory; and data writing means (102) for writing the payload data of an received ATM cell onto said buffer memory according to the unused bank address.

Claim 3

Dependent Claim 71 words

Multiprocessing system as set forth in claim 2, characterized in that said unused bank address memory retains said unused bank addresses in a queue, and said memory control means reads said unused bank address from the top of said queue and writes said unused bank address where the payload data has been read out by said disassembly control means onto the bottom of said queue in said unused bank address memory.

Claim 4

Dependent Claim 34 words

Multiprocessing system as set forth in claim 1, characterized in that said collection of bank addresses is comprised of a time series chain of bank addresses for each virtual channel of received ATM cells.

Claim 5

Dependent Claim 116 words

Multiprocessing system as set forth in claim 4, characterized in that said storage means is comprised of: first storage means (13) for retaining the address of the bank storing the payload data of the first ATM cell which is received earliest among the ATM cells stored in said buffer memory; second storage means (14) for retaining the address of the bank storing the payload data of the last ATM cell which is received latest among the ATM cells stored in said buffer memory; and third storage means (15) for retaining the time series chain of bank addresses from the second ATM cell which reaches subsequent to the first ATM cell up to the last ATM cell.

Claim 6

Dependent Claim 31 words

Multiprocessing system as set forth in claim 1, characterized in that said disassembly control means specifies the virtual channel based on the frame pulse and clock of the multiplex transmission line.

Claim 7

Dependent Claim 214 words

Multiprocessing system for disassembling ATM cells into multiplex data on a multiplex transmission line (11) having a plurality of channels, characterized by: a buffer memory (12) logically divided into a plurality of banks, each bank being capable of storing the payload data of an ATM cell; an unused bank address memory (16) for retaining the addresses of the banks which are not used for cell disassembly; payload data write control means (102) for writing the payload data of an received ATM cell onto said buffer memory according to an unused bank address read out from said unused bank address memory; address chain forming means (101,104,13,14,15) for forming a bank address chain for each virtual channel of received ATM cells, said bank address chain comprising the addresses of the banks each storing the payload data of the received ATM cell; disassembly control means (2) for reading out data as the multiplex data from said buffer memory according to a bank address read out from the bank address chain of the virtual channel corresponding to each channel of the multiplex transmission line; and bank address write control means (203) for writing the address of the bank from which the payload data has been read out by said disassembly control means onto said unused bank address memory.

Claim 8

Dependent Claim 161 words

Claim 9

Dependent Claim 100 words

Multiprocessing system as set forth in claim 8, characterized in that said second assembly control means is comprised of: an unused bank address memory (913) for retaining the addresses of the banks which are not used for cell assembly; decision means (9103) for deciding which bank stores the multiplex data in the payload length of an ATM cell; an assembly completion bank address memory (914) for retaining the addresses of the banks decided by said decision means; and memory control means (93) for reading/writing an bank address from/onto said unused bank address memory and said assembly completion bank address memory.

Claim 10

Dependent Claim 69 words

Multiprocessing system as set forth in claim 9, characterized in that said unused bank address memory retains said unused bank addresses in a queue, and said memory control means reads said unused bank address from the top of said queue and writes said bank address from which said data is read out by said transmission control means onto the bottom of said queue in said unused bank address memory.

Claim 11

Dependent Claim 58 words

Multiprocessing system as set forth in claim 9, characterized in that said assembly completion bank address memory retains said bank addresses in a queue, and said memory control means writes said bank address decided by said decision means onto the bottom of said queue and reads said bank address from the top of said queue to be transmitted.

Claim 12

Dependent Claim 244 words

Multiprocessing system for assembling ATM cells from multiplex data on a multiplex transmission line (95) having a plurality of channels, comprising: a buffer memory (910) logically divided into a plurality of banks each being capable of storing the multiplex data on the multiplex transmission line; first assembly control means (9101,9102) for specifying the respective bank addresses of a collection of banks in said buffer memory corresponding to the virtual channels of ATM cells to store the multiplex data received from the multiplex transmission line; an unused bank address memory (913) for retaining the addresses of the banks which are not used for cell assembly; an assembly completion bank address memory (914) for retaining the addresses of the banks each storing the multiplex data in the payload length of an ATM cell;and second assembly control means (9103) for specifying one of said unused bank addresses in said unused bank address memory as a new bank when the multiplex data is stored to said bank by the amount of the payload length of an ATM cell to store the multiplex data successively; transmission control means (9202,9203,9204,9207) for forming an ATM cell to be transmitted by using the data read out from said bank where the multiplex data is stored in the payload length of an ATM cell; and bank address control means (9205) for writing said bank address from which said data is read out by said transmission control means onto said unused bank address memory.

References Cited (Backward Citations)

JPH04157443A Cited

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag

Select Category

Notes (Optional)