Semiconductor integrated circuit device
Abstract
Abstract PURPOSE:To improve the chip integrating density by forming the wirings of the peripheral circuit of memory with less wiring layer from the wiring layers of the memory cell, thereby reducing the wiring area. CONSTITUTION:A semiconductor integrated circuit device of master/slice type has, for example, a logic circuit 1, a memory cell 2, a wiring region 3 between the memory and the logic unit, an I/O unit 4, and a peripheral circuit (decoder) 5 of the memory. Then, they are connected with less wiring layers than the memory cells of the peripheral circuit of the memory. Thus, the wiring layer of the upper layer from the wiring layer for forming the peripheral circuit of the memory is formed of the memory peripheral circuit, between the logic circuits, and between the logic circuit sections. Accordingly, the wiring region between the memory section and the logic unit can be reduced, the area of the logic unit is increased, the integration of the chip is improved.
Inventors
- 👤 Masazumi Shioji
- 👤 正純 塩地
Bibliographic Details
Claims Analysis
Total Claims: 0References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.