← Back to Patent Explorer
US3192403A Expired / Lapsed US ⏱️ 0.0 years remaining

Control line driver employing opposite-conductivity-type transistors providing either of two potentials to output terminal

Assignee: Unisys Corp
•
Filing: 1961-11-06
•
Granted: 1965-06-29
•
Expires: 1981-11-06
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Bernfeld Sylvan
  • 👤 Mauritz L Granberg

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-31 22:27
CPC Classifications
H; H03; H03K; H03K3/00; H03K3/02; H03K3/26; H03K3/28; H03K3/281; H03F; H03F1/00; H03F1/52; H03K17/00; H03K17/08; H03K17/081; H03K17/0814; H03K17/08146; H03K5/00; H03K5/01; H03K5/02; H03K5/12

Claims Analysis

Total Claims: 1
Claim 1
Independent Claim 191 words
A CONTROL LINE DRIVER COMPRISING AN INPUT TERMINAL AND AN OUTPUT TERMINAL, POWER SUPPLY MEANS FOR FURNISHING FIRST AND SECOND VOLTAGES OF DIFFERENT VALUES, FIRST, SECOND, THIRD AND FOURTH TRANSISTORS, MEANS CONNECTING SAID FIRST AND SECOND TRANSISTORS IN SERIES TO PROVIDE A LOW RESISTANCE PATH BETWEEN SAID FIRST VOLTAGE AND SAID OUTPUT TERMINAL WHEN SAID FIRST VOLTAGE AND SAID OUTPUT CONDUCTIVE STATE, MEANS CONNECTING SAID THIRD TRANSISTOR TO PROVIDE A LOW RESISTANCE PATH BETWEEN SAID SECOND VOLTAGE AND SAID OUTPUT TERMINAL WHEN SAID THIRD TRANSISTOR IS IN A CONDUCTIVE STATE, MEANS NORMALLY BIASING SAID SECOND TRANSISTOR INTO A NON-CONDUCTIVE STATE, MEANS BIASING SAID FIRST TRANSISTOR INTO A CONDUCTIVE STATE, SAID FIRST TRANSISTOR PROVIDING A HIGH RESISTANCE PATH WHEN IN A NONCONDUCTIVE STATE, MEANS CONNECTING SAID FOURTH TRANSISTOR TO SAID INPUT TERMINAL FOR BIASING SAID FOURTH TRANSISTOR INTO A CONDUCTIVE STATE WHEN A PREDETERMINED PULSE SIGNAL IS APPLIED TO SAID INPUT TERMINAL, AND MEANS ASSOCIATED WITH SAID FOURTH TRANSISTOR FOR CAUSING CONDUCTION OF SAID SECOND TRANSISTOR AND NON-CONDUCTION OF SAID THIRD TRANSISTOR WHEN SAID FOURTH TRANSISTOR IS CONDUCTIVE TO PROVIDE SAID LOW RESISTIVE PATH BETWEEN SAID FIRST VOLTAGE AND SAID OUTPUT TERMINAL.

References Cited (Backward Citations)

US2880332A Cited
US3040238A Cited
US2987632A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1968-06-28 1968-12-28 1969-06-29 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1972-06-28 1972-12-28 1973-06-29 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1976-06-28 1976-12-28 1977-06-29 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag