← Back to Patent Explorer
US3240954A Expired / Lapsed US ⏱️ 0.0 years remaining

Pulse gate

Assignee: Individual
•
Filing: 1962-12-20
•
Granted: 1966-03-15
•
Expires: 1982-12-20
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Bernard T Murphy

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-02 19:23
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/08; H03K19/082; H03K19/084

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 183 words
A PULSE CIRCUIT COMPRISING: (A) A SOURCE OF ELECTRICAL POWER; (B) INPUT SIGNAL MEANS; (C) A FIRST TRANSISTOR HAVING A COLLECTOR TERMINAL CONNECTED TO SAID SOURCE OF POWER, A BASE TERMINAL CONNECTED TO BE DRIVEN BY SAID INPUT SIGNAL MEANS, AND AN EMITTER TERMINAL; (D) A SECOND TRANSISTOR HAVING A BASE TERMINAL CONNECTED TO THE EMITTER TERMINAL OF THE FIRST TRANSISTOR, AN EMITTER TERMINAL CONNECTED TO A COMMON TERMINAL OF SAID SOURCE OF POWER, AND A COLLECTOR TERMINAL; (E) A DIODE CONNECTED BETWEEN THE BASE TERMINAL OF THE FIRST TRANSISTOR AND THE COLLECTOR TERMINAL OF THE SECOND TRANSISTOR TO CONDUCT CURRENT ONLY WHEN THE COLLECTOR POTENTIAL IS LOWER THAN THE INPUT SIGNAL POTENTIAL SHUNTING A PORTION OF INPUT SIGNAL FROM THE FIRST TRANSISTOR TO LOWER THE OPERATING LEVEL OF THE CIRCUIT WHEN A PREDETERMINED RANGE IS EXCEEDED, AN OUTPUT LOAD, AND A DIODE HAVING A FIRST TERMINAL CONNECTED TO THE COLLECTOR OF SAID SECOND TRANSISTOR AND A SECOND TERMINAL CONNECTED TO SAID SOURCE OF POWER AND THE OUTPUT LOAD TO LOWER THE COLLECTOR OF THE SECOND TRANSISTOR IS HIGHER THAN AT SAID LOAD.
Claim 2
Dependent Claim 183 words
A PULSE CIRCUIT COMPRISING: (A) A SOURCE OF ELECTRICAL POWER; (B) INPUT SIGNAL MEANS; (C) A FIRST TRANSISTOR HAVING A COLLECTOR TERMINAL CONNECTED TO SAID SOURCE OF POWER, A BASE TERMINAL CONNECTED TO BE DRIVEN BY SAID INPUT SIGNAL MEANS, AND AN EMITTER TERMINAL; (D) A SECOND TRANSISTOR HAVING A BASE TERMINAL CONNECTED TO THE EMITTER TERMINAL OF THE FIRST TRANSISTOR, AN EMITTER TERMINAL CONNECTED TO A COMMON TERMINAL OF SAID SOURCE OF POWER, AND A COLLECTOR TERMINAL; (E) A DIODE CONNECTED BETWEEN THE BASE TERMINAL OF THE FIRST TRANSISTOR AND THE COLLECTOR TERMINAL OF THE SECOND TRANSISTOR TO CONDUCT CURRENT ONLY WHEN THE COLLECTOR POTENTIAL IS LOWER THAN THE INPUT SIGNAL POTENTIAL SHUNTING A PORTION OF INPUT SIGNAL FROM THE FIRST TRANSISTOR TO LOWER THE OPERATING LEVEL OF THE CIRCUIT WHEN A PREDETERMINED RANGE IS EXCEEDED, AN OUTPUT LOAD, AND A DIODE HAVING A FIRST TERMINAL CONNECTED TO THE COLLECTOR OF SAID SECOND TRANSISTOR AND A SECOND TERMINAL CONNECTED TO SAID SOURCE OF POWER AND THE OUTPUT LOAD TO LOWER THE COLLECTOR OF THE SECOND TRANSISTOR IS HIGHER THAN AT SAID LOAD.

References Cited (Backward Citations)

US2935626A Cited
US3092729A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1969-03-14 1969-09-13 1970-03-15 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1973-03-14 1973-09-13 1974-03-15 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1977-03-14 1977-09-13 1978-03-15 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag