← Back to Patent Explorer
US3277289A Expired / Lapsed US ⏱️ 0.0 years remaining

Logic circuits utilizing a cross-connection between complementary outputs

Assignee: International Business Machines Corp
•
Filing: 1963-12-31
•
Granted: 1966-10-04
•
Expires: 1983-12-31
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Fred K Buelow
  • 👤 Daniel W Murphy
  • 👤 Jr John R Turnbull

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-03 06:17
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/08; H03K19/10

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 195 words
A LOGIC CIRCUIT, COMPRISING: (A) FIRST AND SECOND BISTABLE PAIRS OF TUNNEL DIODES, EACH PAIR COMPRISING: (1) A NODE CONNECTED TO AN ANODE OF ONE DIODE AND A CATHODE OF THE OTHER; (2) A POSITIVE POTENTIAL SOURCE CONNECTED TO THE ANODE OF THE OTHER DIODE; AND (3) A NEGATIVE POTENTIAL SOURCE CONNECTED TO THE CATHODE OF SAID ONE DIODE; (B) FIRST AND SECOND OUTPUT CURRENT CARRYING MEANS CONNECTED RESPECTIVELY TO THE NODES OF THE FIRST AND SECOND PAIRS; (C) FIRST AND SECOND CONTROL CURRENT CARRYING MEANS CONNECTED RESPECTIVELY TO THE NODES OF THE FIRST AND SECOND PAIRS; (D) A PLURALITY OF LOGIC SIGNAL INPUT MEANS, EACH HAVING A SIGNAL INPUT SHIFTABLE BETWEEN TWO SIGNAL CONDITIONS OF OPPOSITE BINARY SIGNIFICANCE, AND CURRENT CARRYING OUTPUT MEANS CONTROLLED BY SAID SIGNAL INPUT, A FIRST ONE OF SAID LOGIC SIGNAL INPUT MEANS HAVING ITS SIGNAL INPUT CONNECTED TO ONE OF SAID NODES; AND (E) MEANS CONNECTING SELECTED COMBINATION OF SAID CURRENT CARRYING OUTPUT MEANS RESPECTIVELY TO SAID FIRST AND SECOND CONTROL CURRENT CARRYING MEANS, SAID CONNECTING MEANS INCLUDING A CONNECTION BETWEEN THE OTHER OF SAID NODES AND THE CURRENT CARRYING OUTPUT MEANS OF SAID FIRST LOGIC SIGNAL INPUT MEANS.
Claim 2
Dependent Claim 195 words
A LOGIC CIRCUIT, COMPRISING: (A) FIRST AND SECOND BISTABLE PAIRS OF TUNNEL DIODES, EACH PAIR COMPRISING: (1) A NODE CONNECTED TO AN ANODE OF ONE DIODE AND A CATHODE OF THE OTHER; (2) A POSITIVE POTENTIAL SOURCE CONNECTED TO THE ANODE OF THE OTHER DIODE; AND (3) A NEGATIVE POTENTIAL SOURCE CONNECTED TO THE CATHODE OF SAID ONE DIODE; (B) FIRST AND SECOND OUTPUT CURRENT CARRYING MEANS CONNECTED RESPECTIVELY TO THE NODES OF THE FIRST AND SECOND PAIRS; (C) FIRST AND SECOND CONTROL CURRENT CARRYING MEANS CONNECTED RESPECTIVELY TO THE NODES OF THE FIRST AND SECOND PAIRS; (D) A PLURALITY OF LOGIC SIGNAL INPUT MEANS, EACH HAVING A SIGNAL INPUT SHIFTABLE BETWEEN TWO SIGNAL CONDITIONS OF OPPOSITE BINARY SIGNIFICANCE, AND CURRENT CARRYING OUTPUT MEANS CONTROLLED BY SAID SIGNAL INPUT, A FIRST ONE OF SAID LOGIC SIGNAL INPUT MEANS HAVING ITS SIGNAL INPUT CONNECTED TO ONE OF SAID NODES; AND (E) MEANS CONNECTING SELECTED COMBINATION OF SAID CURRENT CARRYING OUTPUT MEANS RESPECTIVELY TO SAID FIRST AND SECOND CONTROL CURRENT CARRYING MEANS, SAID CONNECTING MEANS INCLUDING A CONNECTION BETWEEN THE OTHER OF SAID NODES AND THE CURRENT CARRYING OUTPUT MEANS OF SAID FIRST LOGIC SIGNAL INPUT MEANS.

References Cited (Backward Citations)

US3194974A Cited
US3210568A Cited
US3201608A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1969-10-03 1970-04-04 1970-10-04 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1973-10-03 1974-04-04 1974-10-04 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1977-10-03 1978-04-04 1978-10-04 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag