← Back to Patent Explorer
US3566230A Expired / Lapsed US ⏱️ 0.0 years remaining

Electronic counters

Assignee: Leeds and Northrup Co
•
Filing: 1968-02-20
•
Granted: 1971-02-23
•
Expires: 1988-02-20
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Electronic counter at least in part comprising a variable modulus portion having unilateralized feedback circuitry to make available a multiplicity of discrete pulse-repetition frequencies for operation of a motor at correspondingly different constant speeds.

Inventors

  • 👤 Samuel J Mac Mullan

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-06 20:36
CPC Classifications
H; H03; H03K; H03K23/00; H03K23/64; H03K23/66; G; G06; G06F; G06F7/00; G06F7/60; G06F7/68; H02; H02P; H02P8/00; H02P8/14; Y; Y10; Y10S; Y10S388/00; Y10S388/907; Y10S388/912

Claims Analysis

Total Claims: 18
Claim 1
Independent Claim 270 words
A system providing for a multiplicity of pulse-repetition frequencies, said system including: a source of reference frequency pulses; a series of binary counter stages including flip-flops having reset terminals, the first of which is connected to receive said reference frequency pulses and the remainder of which are connected each to receive the output pulses of the preceding stage; one or more enabled and noise immunized feedback circuits each effective, when enabled, to reset an earlier one of said stages from output pulses of a later stage and each comprising: a capacitor; a diode; a transistor in grounded base configuration; a resistance means; and said capacitor, said diode, and the internal collector-emitter path of said transistor connected in series to form a feedback path, said transistor having its base connected to circuit common of the counter stages and its collector and emitter respectively connected to the reset terminal of the earlier counter stage and to one electrode of said diode, said capacitor connected between the other electrode of said diode and an output terminal of the later counter stage, said resistance means connected between said reset terminal and a voltage point providing a back-bias large enough to substantially prevent reset of said earlier counting stage by noise but small enough to permit reset by a reset pulse when the feedback circuit is enabled, and an enabling-disabling circuit for each of said feedback circuits comprising: a DC source; and a conductive means selectively operable to disable the feedback circuit by application to the diode of a back-bias from said DC source and to enable the feedback circuit by removal of said bias.
Claim 2
Independent Claim 270 words
A system providing for a multiplicity of pulse-repetition frequencies, said system including: a source of reference frequency pulses; a series of binary counter stages including flip-flops having reset terminals, the first of which is connected to receive said reference frequency pulses and the remainder of which are connected each to receive the output pulses of the preceding stage; one or more enabled and noise immunized feedback circuits each effective, when enabled, to reset an earlier one of said stages from output pulses of a later stage and each comprising: a capacitor; a diode; a transistor in grounded base configuration; a resistance means; and said capacitor, said diode, and the internal collector-emitter path of said transistor connected in series to form a feedback path, said transistor having its base connected to circuit common of the counter stages and its collector and emitter respectively connected to the reset terminal of the earlier counter stage and to one electrode of said diode, said capacitor connected between the other electrode of said diode and an output terminal of the later counter stage, said resistance means connected between said reset terminal and a voltage point providing a back-bias large enough to substantially prevent reset of said earlier counting stage by noise but small enough to permit reset by a reset pulse when the feedback circuit is enabled, and an enabling-disabling circuit for each of said feedback circuits comprising: a DC source; and a conductive means selectively operable to disable the feedback circuit by application to the diode of a back-bias from said DC source and to enable the feedback circuit by removal of said bias.
Claim 3
Dependent Claim 69 words
A system as in claim 1 in which: one terminal of the DC source is connected to the circuit common; a feedback-enabling resistance is connected from one end to said other electrode of the diode and from the other end to another terminal of the DC source; and said conductive means, for enabling of the feedback circuits, connects said other end of the feedback-enabling resistance to the circuit common.
Claim 4
Dependent Claim 94 words
A system as in claim 1 in which: one terminal of the DC source is connected to the circuit common; a feedback-enabling resistance is connected from one end to said other electrode of the feedback-circuit diode and from the other end to the circuit common; a feedback-disabling diode has one electrode connected to said one end of the feedback-enabling resistance and its other electrode connected to another terminal of the DC source; and said conductive means, for enabling of the feedback circuit connects said othEr electrode of the feedback-disabling diode to the circuit common.
Claim 5
Dependent Claim 24 words
A system as in claim 2 in which a current-limiting resistance is included in the connection from the feedback-enabling resistance to the DC source.
Claim 6
Dependent Claim 24 words
A system as in claim 3 in which a current-limiting resistance is included in the connection from the feedback-disabling diode to the DC source.
Claim 7
Dependent Claim 25 words
A system as in claim 4 in which bypass capacitance is connected between the circuit common and the junction of the current-limiting and feedback-enabling resistances.
Claim 8
Dependent Claim 46 words
A system as in claim 2 in which: a filter resistance is included in the connection from said other end of the feedback-enabling resistance to the DC source; and bypass capacitance is connected between the circuit common and the junction of the filter and feedback-enabling resistances.
Claim 9
Dependent Claim 24 words
A system as in claim 3 in which: a blocking diode is included in the connection from said conductive means to the circuit common.
Claim 10
Dependent Claim 42 words
A system as in claim 1 in which: the internal collector-emitter path of a single transistor is common to the feedback paths from the output terminals of two or more later counter stages to the reset terminal of one earlier counter stage.
Claim 11
Dependent Claim 34 words
A system as in claim 1 in which: a single capacitor is common to the feedback circuits from one later stage of the counter to the reset terminals of at least two earlier stages.
Claim 12
Dependent Claim 45 words
A system as in claim 1 additionally including: a motor; an amplifier having at least one winding of said motor in its output circuitry; and conductive means operable to apply to the input circuitry of said amplifier the pulses of selectable stages of the counter.
Claim 13
Dependent Claim 104 words
A noise-immunizing arrangement for connection between a noisy pulse line and a logic circuit comprising: a transistor in grounded base configuration having its input and output electrodes respectively connected to said noisy pulse line and to said logic circuit; low resistance means connected at one end to the junction of said output electrode and said logic circuit and at its other end to a voltage point providing a back-bias for said transistor; and a diode in the connection from said transistor input electrode to said noisy input line and poled in the same direction of conduction as from said input electrode to said base.
Claim 14
Dependent Claim 104 words
A noise-immunizing arrangement for connection between a noisy pulse line and a logic circuit comprising: a transistor in grounded base configuration having its input and output electrodes respectively connected to said noisy pulse line and to said logic circuit; low resistance means connected at one end to the junction of said output electrode and said logic circuit and at its other end to a voltage point providing a back-bias for said transistor; and a diode in the connection from said transistor input electrode to said noisy input line and poled in the same direction of conduction as from said input electrode to said base.
Claim 15
Dependent Claim 72 words
A circuit for coupling to an input terminal of a flip-flop comprising in series to said input terminal: A capacitor; a diode; the internal emitter-collector path of a transistor; a signal input resistor connected between the base of said transistor and the junction of said capacitor and said diode; and low resistance means connected between said input terminal and a voltage point providing a back-bias greater than the threshold of the flip-flop.
Claim 16
Dependent Claim 72 words
A circuit for coupling to an input terminal of a flip-flop comprising in series to said input terminal: A capacitor; a diode; the internal emitter-collector path of a transistor; a signal input resistor connected between the base of said transistor and the junction of said capacitor and said diode; and low resistance means connected between said input terminal and a voltage point providing a back-bias greater than the threshold of the flip-flop.
Claim 17
Independent Claim 233 words
A system providing for a multiplicity of pulse-repetition frequencies, said system including: a source of reference frequency pulses; a series of binary counter stages, the first of which is connected to receive said reference frequency pulses and the remainder of which are connected each to receive the output pulses of the preceding stage; one or more feedback circuits each effective, when enabled, to reset an earlier one of said stages from output pulses of a later stage and each comprising in series: a capacitor; a diode; and the internal collector-emitter path of a transistor having its base connected to circuit common of the counter stages; an enabling-disabling circuit for each of said feedback circuits; a motor; an amplifier having at least one winding of said motor in its output circuitry and a flip-flop stage in the input circuitry; conductive means operable to apply to the input circuitry of said amplifier the pulses of selective stages of the counter and including in series to an input terminal of the flip-flop: a capacitor; a diode; and the collector-emitter path of a transistOr having its base connected to the circuit common, and which additionally includes; resistance means connected between the circuit common and the junction of said capacitor and diode; and resistance means connected between said flip-flops input terminal and a voltage point of the same polarity and magnitude as the voltage source for said flip-flop.
Claim 18
Independent Claim 233 words
A system providing for a multiplicity of pulse-repetition frequencies, said system including: a source of reference frequency pulses; a series of binary counter stages, the first of which is connected to receive said reference frequency pulses and the remainder of which are connected each to receive the output pulses of the preceding stage; one or more feedback circuits each effective, when enabled, to reset an earlier one of said stages from output pulses of a later stage and each comprising in series: a capacitor; a diode; and the internal collector-emitter path of a transistor having its base connected to circuit common of the counter stages; an enabling-disabling circuit for each of said feedback circuits; a motor; an amplifier having at least one winding of said motor in its output circuitry and a flip-flop stage in the input circuitry; conductive means operable to apply to the input circuitry of said amplifier the pulses of selective stages of the counter and including in series to an input terminal of the flip-flop: a capacitor; a diode; and the collector-emitter path of a transistOr having its base connected to the circuit common, and which additionally includes; resistance means connected between the circuit common and the junction of said capacitor and diode; and resistance means connected between said flip-flops input terminal and a voltage point of the same polarity and magnitude as the voltage source for said flip-flop.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1974-02-22 1974-08-24 1975-02-23 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1978-02-22 1978-08-24 1979-02-23 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1982-02-22 1982-08-24 1983-02-23 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag