← Back to Patent Explorer
US3577005A Expired / Lapsed US ⏱️ 0.0 years remaining

Transistor inverter circuit

Assignee: Shell USA Inc
•
Filing: 1969-11-24
•
Granted: 1971-05-04
•
Expires: 1989-11-24
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A ratioless MOSFET inverter for capacitive outputs consists basically of a pair of MOSFET''s with their sources and drains tied together. The clock input is applied to the common drain connection and to the gate of one of the MOSFET''s and the output is connected to the common source connection. In an alternative construction, the MOSFET whose gate is connected to the clock is replaced by a Schottky diode connected between the source and drain terminals of the data input MOSFET. The clock is connected to the drain terminal of the data input MOSFET, and the output is connected to the source of the data input MOSFET.

Inventors

  • 👤 Alton O Christensen

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 07:31
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/08; H03K19/094; H03K19/096; H10; H10D; H10D84/00; H10D84/80; H10D84/811

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 90 words
A ratioless inverter circuit for capacitive output loads comprising: a. semiconductor means having current-inlet and current-outlet electrodes and a control electrode for controlling the flow of current between said current-inlet and current-outlet electrodes; b. a two-electrode barrier diode connected directly and exclusively across said current-inlet and current-outlet electrodes; c. a source of data pulses connected to said control electrode; d. a source of clock pulses connected to one end of said diode; and e. output means connected between the other end of said didoe and a point of reference potential.
Claim 2
Dependent Claim 90 words
A ratioless inverter circuit for capacitive output loads comprising: a. semiconductor means having current-inlet and current-outlet electrodes and a control electrode for controlling the flow of current between said current-inlet and current-outlet electrodes; b. a two-electrode barrier diode connected directly and exclusively across said current-inlet and current-outlet electrodes; c. a source of data pulses connected to said control electrode; d. a source of clock pulses connected to one end of said diode; and e. output means connected between the other end of said didoe and a point of reference potential.
Claim 3
Dependent Claim 34 words
The circuit of claim 1, in which said semiconductor means is a field effect transistor, said current-inlet and current-outlet electrodes are its source and drain electrodes, and said control electrode is its gate electrode.
Claim 4
Dependent Claim 21 words
The circuit of claim 2, in which said field effect transistor is a MOSFET, and said diode is a Schottky diode.

References Cited (Backward Citations)

US3252009A Cited
US3393325A Cited
US3440444A Cited
US3502908A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1974-05-03 1974-11-02 1975-05-04 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1978-05-03 1978-11-02 1979-05-04 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1982-05-03 1982-11-02 1983-05-04 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag