Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
108 words
A digital data processing system having a buffer storage including a write-in address counter and a read-out address counter, comprising a register operative to effect counting in synchronism with the counting of said read-out address counter, the number of counts of said register being a predetermined number of counts smaller than that of said read-out address counter at all times, a comparator for comparing the numbers of counts of said register and said write-in address counter to generate a coincidence signal upon coincidence of those numbers, and an information input gate responsive to said coincidence signal to shut off the flow of input information into the buffer storage.
Claim 2
Dependent Claim
108 words
A digital data processing system having a buffer storage including a write-in address counter and a read-out address counter, comprising a register operative to effect counting in synchronism with the counting of said read-out address counter, the number of counts of said register being a predetermined number of counts smaller than that of said read-out address counter at all times, a comparator for comparing the numbers of counts of said register and said write-in address counter to generate a coincidence signal upon coincidence of those numbers, and an information input gate responsive to said coincidence signal to shut off the flow of input information into the buffer storage.
Claim 3
Dependent Claim
33 words
A digital data processing system as set forth in claim 1, in which said predetermined number of counts is small as compared with the total number of address locations in the buffer storage.
Claim 4
Dependent Claim
35 words
A digital data processing system as set forth in claim 1, further comprising a time corrector connected between said comparator and information input gate to delay said coincidence signal by a predetermined period of time.
Claim 5
Dependent Claim
102 words
A digital data processing system as set forth in claim 1, further comprising a plurality of counters operative to effect countings in synchronism with the counting of said read-out address counter, a plurality of counter controls for setting the respective numbers of counts of said plurality of counters to predetermined different values, a plurality of comparators for comparing the respective numbers of counts of said plurality of counters with that of said write-in address counter to generate coincidence signals upon coincidence of those numbers, and means responsive to said coincidence signals to control the flow of input information into the buffer storage.
Claim 6
Dependent Claim
76 words
A digital data processing system as set forth in claim 4, in which said control means comprises a plurality of stores for storing said coincidence signals to generate a plurality of signals indicating the amount of information stored in the buffer storage, and a detection-reference controller responsive to said plurality of signals to automatically select a proper detection reference in the digital data processing and track information detecting structure of a radar track information processing system.
Claim 7
Dependent Claim
52 words
A digital data processing system as set forth in claim 5, further comprising an interference-eliminating circuit selector connected to said detection-reference controller and operable to select a proper interference-eliminating circuit in radar equipment when the amount of input information being supplied to the buffer storage falls beyond control of said detection-reference controller.
Claim 8
Dependent Claim
188 words
A digital data processing system as set forth in claim 1, comprising an upper-limit counter operative to effect counting in synchronism with the counting of said read-out address counter, a lower-limit counter operative to effect counting in synchronism with the counting of said read-out address counter, an upper-limit counter control for setting the number of counts of said upper-limit counter to a first predetermined value, a lower-limit counter control for setting the number of counts of said lower-limit counter to a second predetermined value, an upper-limit comparator for comparing the numbers of counts of said upper-limit counter and said write-in address counter to generate a coincidence signal upon coincidence of those numbers, a lower-limit comparator for comparing the numbers of counts of said lower-limit counter and said write-in address counter to generate a coincidence signal upon coincidence of those numbers, and means responsive to saiD coincidence signals to control the flow of input information into the buffer storage so as to keep the amount of information stored in the buffer storage at values between the upper and lower limits corresponding to said first and second predetermined values, respectively.
Claim 9
Dependent Claim
63 words
A digital data processing system as set forth in claim 1, further comprising a register for up counting in response to the counting of said write-in address counter and for down counting in response to the counting of said read-out address counter, and means connected to said register to prevent idle reading when the number of counts of said register decreases to zero.
Claim 10
Dependent Claim
35 words
A digital data processing system as set forth in claim 8, further comprising means connected to said register to prevent double writing when the number of counts of said register increases to the maximum count.
Claim 11
Dependent Claim
67 words
A digital data processing system as set forth in claim 8, further comprising a plurality of detectors for detecting coincidence of the number of counts of said register with the respective predetermined numbers of counts to generate coincidence signals upon coincidence, and a plurality of stores for storing said coincidence signals to generate a plurality of signals indicating the amount of information stored in the buffer storage.