US3932769A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Circuit arrangement for producing a defined logic condition, particularly for the monitoring signal output in data processing equipment
Assignee: Wincor Nixdorf International GmbH
•
Filing: 1974-06-17
•
Granted: 1976-01-13
•
Expires: 1994-06-17
Abstract
Abstract A circuit arrangement in a line which transfers a condition by means of a semiconductor switching arrangement which produces a logic condition associated with monitored data processing equipment. The semiconductor switching arrangement has a thyristor characteristic and consists of a pair of transistors which form a control circuit with one of the transistors, particularly the emitter thereof forming the anode point of the semiconductor arrangement. This one transistor is also provided with a base-emitter resistor which is dimensioned corresponding to the sum of the collector-base residual currents of the pair of transistors in the control circuit when the semiconductor switching arrangement is in the blocked or non-conducting condition.
Inventors
- 👤 Werner Pollmeier
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-06 01:48
CPC Classifications
H; H03; H03K; H03K17/00; H03K17/51; H03K17/56; H03K17/72; H03K17/73
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
301 words
A circuit arrangement for transferring a logic condition, comprising: means defining a pair of input terminals and means defining a pair of output terminals, one of said input terminals being connected by a common line to one of said output terminals; first semiconductor switching means having a means defining a first current path therethrough, said first current path being connected between said pair of output terminals; a first control electrode and a second control electrode for said first semiconductor switching means; second semiconductor switching means having a third control electrode connected to one of said input terminals remote from said common line, means defining a second current path through said second semiconductor switching means, said second current path being connected between said first control electrode and said common line, said third control electrode and said common line thereby defining said pair of input terminals; means for applying a reference potential to said common line; and control means for effecting a conduction of said first semiconductor switching means in response to a nonconduction of said second semiconductor switching means and a nonconduction of said first semiconducting switching means in response to a conduction of said second semiconductor switching means, said control means comprising first resistance means connected between said first control electrode and one of said output terminals separate from said common line and second resistance means connected between said second control electrode and said one of said output terminals separate from said common line whereby the impedence of said circuit arrangement across said pair of output terminals is controlled by a predefined change in signal input to said pair of input terminals to change the state of conduction of said second semiconductor switching means to cause said circuit arrangement to deliver a defined logic condition at said pair of output terminals.
Claim 2
Dependent Claim
301 words
A circuit arrangement for transferring a logic condition, comprising: means defining a pair of input terminals and means defining a pair of output terminals, one of said input terminals being connected by a common line to one of said output terminals; first semiconductor switching means having a means defining a first current path therethrough, said first current path being connected between said pair of output terminals; a first control electrode and a second control electrode for said first semiconductor switching means; second semiconductor switching means having a third control electrode connected to one of said input terminals remote from said common line, means defining a second current path through said second semiconductor switching means, said second current path being connected between said first control electrode and said common line, said third control electrode and said common line thereby defining said pair of input terminals; means for applying a reference potential to said common line; and control means for effecting a conduction of said first semiconductor switching means in response to a nonconduction of said second semiconductor switching means and a nonconduction of said first semiconducting switching means in response to a conduction of said second semiconductor switching means, said control means comprising first resistance means connected between said first control electrode and one of said output terminals separate from said common line and second resistance means connected between said second control electrode and said one of said output terminals separate from said common line whereby the impedence of said circuit arrangement across said pair of output terminals is controlled by a predefined change in signal input to said pair of input terminals to change the state of conduction of said second semiconductor switching means to cause said circuit arrangement to deliver a defined logic condition at said pair of output terminals.
Claim 3
Dependent Claim
135 words
A circuit arrangement according to claim 1, wherein said first semiconductor switching means consists of a first transistor having a first base, first emitter and first collector electrodes and a second transistor having a second base, second emitter and second collector electrodes, said first base electrode, defining said first control electrode, being connected to said second current path, one side of said first resistance means and said second collector electrode means, said first emitter electrode being connected to said common line, said first collector electrode being connected to said second base electrode, which defines said second control electrode, and one side of said second resistance means, said second emitter electrode being connected to said one of said output terminals separate from said common line and the opposite sides of said first and second resistance means.
Claim 4
Dependent Claim
68 words
A circuit arrangement according to claim 2, wherein said second semiconductor switching means consists of a third transistor having a third base, third emitter and third collector electrodes, said third collector electrode being connected to said first control electrode, said third emitter electrode being connected to said common line and said third base electrode being connected to said one of said input terminals remote from said common line.
Claim 5
Dependent Claim
250 words
A circuit arrangement for transferring a logic condition, comprising: means defining a pair of input terminals and means defining a pair of output terminals, one of said input terminals being connected by a common line to one of said output terminals; first semiconductor switching means having a means defining a first current path therethrough, said first current path being connected between said pair of output terminals; a first control electrode and a second control electrode for said first semiconductor switching means, said second control electrode being connected to one of said output terminals separate from said common line; second semiconductor switching means having a third control electrode connected to one of said input terminals remote from said common line, means defining a second current path through said second semiconductor switching means, said second current path being connected between said first control electrode and said common line, said third control electrode and said common line thereby defining said pair of input terminals; means for applying a reference potential to said common line; and first resistance means connected between said first control electrode and said one of said output terminals separate from said common line whereby the impedence of said circuit arrangement across said pair of output terminals is controlled by a predefined change in signal input to said pair of input terminals to change the state of conduction of said second semiconductor switching means to cause said circuit arrangement to deliver a defined logic condition at said pair of output terminals.
Claim 6
Dependent Claim
250 words
A circuit arrangement for transferring a logic condition, comprising: means defining a pair of input terminals and means defining a pair of output terminals, one of said input terminals being connected by a common line to one of said output terminals; first semiconductor switching means having a means defining a first current path therethrough, said first current path being connected between said pair of output terminals; a first control electrode and a second control electrode for said first semiconductor switching means, said second control electrode being connected to one of said output terminals separate from said common line; second semiconductor switching means having a third control electrode connected to one of said input terminals remote from said common line, means defining a second current path through said second semiconductor switching means, said second current path being connected between said first control electrode and said common line, said third control electrode and said common line thereby defining said pair of input terminals; means for applying a reference potential to said common line; and first resistance means connected between said first control electrode and said one of said output terminals separate from said common line whereby the impedence of said circuit arrangement across said pair of output terminals is controlled by a predefined change in signal input to said pair of input terminals to change the state of conduction of said second semiconductor switching means to cause said circuit arrangement to deliver a defined logic condition at said pair of output terminals.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1979-01-12 | 1979-07-14 | 1980-01-13 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1983-01-12 | 1983-07-14 | 1984-01-13 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1987-01-12 | 1987-07-14 | 1988-01-13 | $7700.00 | Window Closed / Lapsed |