Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
240 words
In a microprogrammed computer system having a plurality of input/output channels for connecting a central processor to peripheral units, apparatus which comprises: first means in said central processor for receiving interrupt requests from said peripheral units through said input/output channels; second means said central processor coupled to said first means for assigning priority to said interrupt requests, said second means including first assignment means for assigning said interrupt request to priority classes based on the type of service requested by said interrupt request and second assignment means for assigning priority to said interrupt requests within each said priority class based on the input/output channel carrying said interrupt request; and a plurality of gating and storage means in said central processor, wherein groups of said plurality of gating and storage means are specifically dedicated to each of said priority classes of interrupt requests for enabling execution of the corresponding type of service, said groups of gating and storage means being responsive to said second means for enabling the execution of a service of another class having higher priority utilizing the one of said gating and storage means specifically dedicated to said higher priority class, wherein a one of said gating and storage means groups can execute a service associated with a one of said priority classes in parallel with execution of a service associated with a second of said priority classes by a second of said gating and storage means groups.
Claim 2
Dependent Claim
240 words
In a microprogrammed computer system having a plurality of input/output channels for connecting a central processor to peripheral units, apparatus which comprises: first means in said central processor for receiving interrupt requests from said peripheral units through said input/output channels; second means said central processor coupled to said first means for assigning priority to said interrupt requests, said second means including first assignment means for assigning said interrupt request to priority classes based on the type of service requested by said interrupt request and second assignment means for assigning priority to said interrupt requests within each said priority class based on the input/output channel carrying said interrupt request; and a plurality of gating and storage means in said central processor, wherein groups of said plurality of gating and storage means are specifically dedicated to each of said priority classes of interrupt requests for enabling execution of the corresponding type of service, said groups of gating and storage means being responsive to said second means for enabling the execution of a service of another class having higher priority utilizing the one of said gating and storage means specifically dedicated to said higher priority class, wherein a one of said gating and storage means groups can execute a service associated with a one of said priority classes in parallel with execution of a service associated with a second of said priority classes by a second of said gating and storage means groups.
Claim 3
Dependent Claim
87 words
A microprogrammed computer system as claimed in claim 1 further comprising a microprogram control memory within said central processor and wherein said plurality of gating and storage means comprises: a plurality of addressing registers coupled to and for addressing said microprogram control memory, one register per class of services; and a plurality of working register sets responsive to said second means and coupled to said microprogram control memory for receiving microcommands, each set being specifically dedicated to and sufficient for enabling execution of a class of services.
Claim 4
Dependent Claim
226 words
A data processing system having a plurality of input/output channels connecting a central processing unit to a plurality of peripheral units, said system comprising: first means in said central processing unit coupled to said input/output channels for receiving interrupt requests and data from said peripheral units; second means in said central processing unit coupled to said first means for receiving said interrupt requests and for classifying said interrupt request into service priority classes, third means coupled to said second means for ordering said interrupt requests within said service priority classes according to its input/output channel source; a first plurality of gating and register means dedicated to each input/output channel, said first plurality coupled to said first means for receiving data and responsive to said second means for enabling character exchange interrupt requests; and a second plurality of gating and register means dedicated to each service priority class, said second plurality of gating and register means coupled to said first means for receiving data and responsive to said second means for interrupting a first service being executed and enabling execution of another service having higher priority than said first service, wherein said second plurality of gating and register means can provide for execution of a service in a one of said input/output channels in parallel with execution of character exchange in a second of said input/output channels.
Claim 5
Dependent Claim
226 words
A data processing system having a plurality of input/output channels connecting a central processing unit to a plurality of peripheral units, said system comprising: first means in said central processing unit coupled to said input/output channels for receiving interrupt requests and data from said peripheral units; second means in said central processing unit coupled to said first means for receiving said interrupt requests and for classifying said interrupt request into service priority classes, third means coupled to said second means for ordering said interrupt requests within said service priority classes according to its input/output channel source; a first plurality of gating and register means dedicated to each input/output channel, said first plurality coupled to said first means for receiving data and responsive to said second means for enabling character exchange interrupt requests; and a second plurality of gating and register means dedicated to each service priority class, said second plurality of gating and register means coupled to said first means for receiving data and responsive to said second means for interrupting a first service being executed and enabling execution of another service having higher priority than said first service, wherein said second plurality of gating and register means can provide for execution of a service in a one of said input/output channels in parallel with execution of character exchange in a second of said input/output channels.