← Back to Patent Explorer
US4151542A Expired / Lapsed US ⏱️ 0.0 years remaining

Transistor

Assignee: Fujitsu Ltd
•
Filing: 1978-02-07
•
Granted: 1979-04-24
•
Expires: 1998-02-07
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A transistor which has a plurality of ring emitter transistor units formed on a common semiconductor substrate having one conductivity type, each ring emitter transistor unit being provided with a base region of the opposite conductivity type from the semiconductor substrate and formed on its surface, an emitter region of the same conductivity type as the semiconductor substrate and formed in the base region to a depth smaller than the latter to have a ring-shaped plane configuration, a base electrode formed in the vicinity of the outer or inner periphery of the ring-shaped emitter region, an emitter electrode formed in the vicinity of the inner or outer periphery of the emitter region, and a ballasting resistor formed to interconnect the emitter region and the emitter electrode. The product of the area of the emitter region and the resistance value of the ballasting resistor is selected to be in the range of from 6.0 × 10 -4 to 1.3 × 10 -3 [Ω·cm 2 ], to provide for enhanced power handling capability of the transistor without a large reduction in its maximum current and to facilitate the design of this kind of transistor.

Inventors

  • 👤 Kazuo Yajima
  • 👤 Masaaki Kobayashi
  • 👤 Yoshiaki Nawata
  • 👤 Shigeo Iwasawa
  • 👤 Koji Takahashi

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-02 06:54
CPC Classifications
H; H10; H10D; H10D10/00; H10D10/40; H10D62/00; H10D62/10; H10D62/13; H10D62/133; H10D62/135; H10D84/00; H10D84/101; H10D84/121; H10D84/125

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 176 words
A transistor having a plurality of ring-shaped emitter transistor units formed on a common semiconductor substrate of one conductivity type, each of said plurality of ring-shaped emitter transistor units comprising a base region of the opposite conductivity type from that of the semiconductor substrate and formed on one surface thereof, an emitter region of the same conductivity type as that of the semiconductor substrate and formed in the base region to a depth less than that of the base region and having a ring-shaped plane configuration, a base electrode formed in the vicinity of one periphery of the ring-shaped emitter region, an emitter electrode formed in the vicinity of the other periphery of the ring-shaped emitter region, and a ballasting resistor formed to interconnect the emitter electrode and the emitter region wherein the product of the area of the emitter region and the resistance value of the ballasting resistor of each ring-shaped emitter transistor unit is selected to be in the range of from 6.0 × 10 -4 to 1.3 × 10 -3 [Ω·cm 2 ].
Claim 2
Dependent Claim 176 words
A transistor having a plurality of ring-shaped emitter transistor units formed on a common semiconductor substrate of one conductivity type, each of said plurality of ring-shaped emitter transistor units comprising a base region of the opposite conductivity type from that of the semiconductor substrate and formed on one surface thereof, an emitter region of the same conductivity type as that of the semiconductor substrate and formed in the base region to a depth less than that of the base region and having a ring-shaped plane configuration, a base electrode formed in the vicinity of one periphery of the ring-shaped emitter region, an emitter electrode formed in the vicinity of the other periphery of the ring-shaped emitter region, and a ballasting resistor formed to interconnect the emitter electrode and the emitter region wherein the product of the area of the emitter region and the resistance value of the ballasting resistor of each ring-shaped emitter transistor unit is selected to be in the range of from 6.0 × 10 -4 to 1.3 × 10 -3 [Ω·cm 2 ].
Claim 3
Independent Claim 332 words
A method of manufacturing a transistor having a plurality of ring-shaped emitter transistor units formed on a common semiconductor substrate of one conductivity type, comprising the steps of: (a) providing for each of the plurality of transistor units a base region of the opposite conductivity type from that of the common semiconductor substrate and formed on one surface thereof; (b) providing for each of the plurality of transistor units an emitter region of the same conductivity as that of the common semiconductor substrate and formed in the base region to a depth less than that of the base region and having a ring shaped plane configuration; (c) providing for each of the plurality of transistor units a base electrode formed in the vicinity of one periphery of the ring-shaped emitter region and an emitter electrode formed in the vicinity of the other periphery of the ring-shaped emitter region; (d) providing for each of the plurality of transistor units a ballasting resistor formed to interconnect the emitter electrode and the emitter region, wherein the product of the area of the emitter region and the resistance value of the ballasting resistor of each ring-shaped emitter transistor unit is selected to be in the range of from 6 × 10 -4 to 1.3 × 10 3 ohm -cm 2 , whereby the resistance value of the ballasting resistor of each ring-shaped emitter transistor unit is large enough to insure that the boundary value of the collector current of the safe operating area of each transistor unit is not substantially below its maximum value, and whereby the resistance value of the ballasting resistor of each ring-shaped emitter transjstor unit is small enough to insure that the collector current of each transistor unit at a predetermined transistor gain is not below 70% of the value of the collector current when the ballasting resistor has a value equal to 6 × 10 -4 ohm -cm 2 divided by the area of the emitter region in cm 2 .
Claim 4
Independent Claim 332 words
A method of manufacturing a transistor having a plurality of ring-shaped emitter transistor units formed on a common semiconductor substrate of one conductivity type, comprising the steps of: (a) providing for each of the plurality of transistor units a base region of the opposite conductivity type from that of the common semiconductor substrate and formed on one surface thereof; (b) providing for each of the plurality of transistor units an emitter region of the same conductivity as that of the common semiconductor substrate and formed in the base region to a depth less than that of the base region and having a ring shaped plane configuration; (c) providing for each of the plurality of transistor units a base electrode formed in the vicinity of one periphery of the ring-shaped emitter region and an emitter electrode formed in the vicinity of the other periphery of the ring-shaped emitter region; (d) providing for each of the plurality of transistor units a ballasting resistor formed to interconnect the emitter electrode and the emitter region, wherein the product of the area of the emitter region and the resistance value of the ballasting resistor of each ring-shaped emitter transistor unit is selected to be in the range of from 6 × 10 -4 to 1.3 × 10 3 ohm -cm 2 , whereby the resistance value of the ballasting resistor of each ring-shaped emitter transistor unit is large enough to insure that the boundary value of the collector current of the safe operating area of each transistor unit is not substantially below its maximum value, and whereby the resistance value of the ballasting resistor of each ring-shaped emitter transjstor unit is small enough to insure that the collector current of each transistor unit at a predetermined transistor gain is not below 70% of the value of the collector current when the ballasting resistor has a value equal to 6 × 10 -4 ohm -cm 2 divided by the area of the emitter region in cm 2 .

References Cited (Backward Citations)

US3958267A Cited
US3988759A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1982-04-23 1982-10-23 1983-04-24 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1986-04-23 1986-10-23 1987-04-24 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1990-04-23 1990-10-23 1991-04-24 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag