US4158105A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Clock extraction device for double-binary phase-shift keying system
Assignee: NEC Corp
•
Filing: 1977-05-19
•
Granted: 1979-06-12
•
Expires: 1997-05-19
Abstract
Abstract A circuit for extracting a clock signal from a double-binary phase-shift keying system is disclosed. The carrier wave form is regenerated at the receiver from the phase-shift keyed (PSK) signal input. The regenerated carrier wave is frequency doubled and frequency mixed with the PSK input signal which has also been frequency doubled. A desired clock signal is thereafter extracted from the mixed signal by a band-pass filter. The system does not include a frequency divider which would result in a phase ambiguity.
Inventors
- 👤 Susumu Otani
- 👤 Toshitake Noguchi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 14:40
CPC Classifications
H; H04; H04L; H04L7/00; H04L7/02; H04L7/027
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
116 words
A circuit for extracting a clock signal from a double-binary PSK-modulated carrier wave, comprising: means supplied with said PSK-modulated carrier wave for regenerating the unmodulated carrier wave component of said PSK-modulated carrier wave; a first frequency multiplier connected to said regenerating means for doubling the frequency of the said regenerated unmodulated carrier wave component; a second frequency multiplier supplied with said PSK-modulated carrier wave for doubling the frequency of said PSK-modulated carrier wave; means connected to said first and second frequency multipliers for frequency mixing the outputs of said first and second frequency multipliers; and filter means connected to said frequency mixing means for extracting from the output of said frequency mixing means said clock signal.
Claim 2
Dependent Claim
116 words
A circuit for extracting a clock signal from a double-binary PSK-modulated carrier wave, comprising: means supplied with said PSK-modulated carrier wave for regenerating the unmodulated carrier wave component of said PSK-modulated carrier wave; a first frequency multiplier connected to said regenerating means for doubling the frequency of the said regenerated unmodulated carrier wave component; a second frequency multiplier supplied with said PSK-modulated carrier wave for doubling the frequency of said PSK-modulated carrier wave; means connected to said first and second frequency multipliers for frequency mixing the outputs of said first and second frequency multipliers; and filter means connected to said frequency mixing means for extracting from the output of said frequency mixing means said clock signal.
Claim 3
Dependent Claim
29 words
The circuit of claim 1 further including a phase shifter coupled between said first frequency multiplier and said frequency mixer for phase-shifting the output of said first frequency multiplier.
Claim 4
Dependent Claim
188 words
A circuit for extracting a clock signal from a double-binary PSK carrier wave, comprising: a first frequency multiplier for doubling the frequency of said PSK-modulated carrier wave; means connected to said first frequency multiplier for regenerating an unmodulated carrier wave component of said PSK-modulated carrier wave; a second frequency multiplier connected to said regenerating means for doubling the frequency of said regenerated unmodulated carrier wave; a first band-pass filter connected to said first frequency multiplier and having a central line frequency of 2fc+fs, wherein fc is the frequency of said PSK-modulated carrier wave and fs is the frequency of said clock signal; a second band-pass filter connected to said first frequency multiplier and having a central line frequency of 2fc-fs; a summing circuit connected to said first and second band-pass filters for summing the outputs of said first and second band-pass filters; means connected to said summing circuit and said frequency multipliers for frequency mixing the outputs of said summing circuit and said second frequency multiplier; and filter means connected to said frequency mixing means for extracting from the output of said frequency mixing means said clock signal.
Claim 5
Dependent Claim
188 words
A circuit for extracting a clock signal from a double-binary PSK carrier wave, comprising: a first frequency multiplier for doubling the frequency of said PSK-modulated carrier wave; means connected to said first frequency multiplier for regenerating an unmodulated carrier wave component of said PSK-modulated carrier wave; a second frequency multiplier connected to said regenerating means for doubling the frequency of said regenerated unmodulated carrier wave; a first band-pass filter connected to said first frequency multiplier and having a central line frequency of 2fc+fs, wherein fc is the frequency of said PSK-modulated carrier wave and fs is the frequency of said clock signal; a second band-pass filter connected to said first frequency multiplier and having a central line frequency of 2fc-fs; a summing circuit connected to said first and second band-pass filters for summing the outputs of said first and second band-pass filters; means connected to said summing circuit and said frequency multipliers for frequency mixing the outputs of said summing circuit and said second frequency multiplier; and filter means connected to said frequency mixing means for extracting from the output of said frequency mixing means said clock signal.
Claim 6
Dependent Claim
29 words
The circuit of claim 3 further including a frequency shifter coupled between said second frequency multiplier and said frequency mixer for phase-shifting the output of said second frequency multiplier.
References Cited (Backward Citations)
US3745458A
Cited
US3835404A
Cited
US3753114A
Cited
USB498775I5
Cited
US4039961A
Cited
US4015083A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1982-06-11 | 1982-12-11 | 1983-06-12 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1986-06-11 | 1986-12-11 | 1987-06-12 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1990-06-11 | 1990-12-11 | 1991-06-12 | $7700.00 | Window Closed / Lapsed |