← Back to Patent Explorer
US4186298A Expired / Lapsed US ⏱️ 0.0 years remaining

Method for converting input analog signals to time signals and the time signals to digital values

Assignee: Japan Atomic Energy Agency
•
Filing: 1977-05-19
•
Granted: 1980-01-29
•
Expires: 1997-05-19
📄 Original PDF 🌐 Google Patents

Abstract

Abstract In a method for converting input analog signals to time signals and the time signals thus obtained to digital values, an arbitrary value is preset in a scaler as an offset prior to effecting a conversion and counting and the conversion and counting is effected by the time signals. A value the same as the preset value is digitally added, after the conversion and counting, to a counter in a direction in that the preset value is cancelled. The differential non-linearity is actually improved by varying the preset value every conversion and counting.

Inventors

  • 👤 Setsuro Kinbara

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-03 13:27
CPC Classifications
H; H03; H03M; H03M1/00; H03M1/12; H03M1/50; H03M1/504

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 149 words
An analog-to-digital converting method comprising: generating time signals proportionately based on analog input signals by means of an analog-to-time converting circuit; gating clock-pulses coming from a clock oscillator during the interval of each of said time signals; counting a train of the clock-pulses gated during each time signal by means of a main scaler; generating at random an offset scaler value for each train of said clock pulses, said offset scaler value randomly varied within a predetermined range at each conversion cycle corresponding to each time signal; applying the offset scaler value to the main scaler as an offset prior to arrival of the time signals; and obtaining a digital output from the value of the main scaler after termination of counting of the clock-pulses in the main scaler, said obtaining step compressing cancelling the offset scaler value applied to said main scaler by means of an adding circuit.
Claim 2
Dependent Claim 149 words
An analog-to-digital converting method comprising: generating time signals proportionately based on analog input signals by means of an analog-to-time converting circuit; gating clock-pulses coming from a clock oscillator during the interval of each of said time signals; counting a train of the clock-pulses gated during each time signal by means of a main scaler; generating at random an offset scaler value for each train of said clock pulses, said offset scaler value randomly varied within a predetermined range at each conversion cycle corresponding to each time signal; applying the offset scaler value to the main scaler as an offset prior to arrival of the time signals; and obtaining a digital output from the value of the main scaler after termination of counting of the clock-pulses in the main scaler, said obtaining step compressing cancelling the offset scaler value applied to said main scaler by means of an adding circuit.
Claim 3
Dependent Claim 37 words
The analog-to-digital converting method recited in claim 1 wherein the applying step includes: applying by preset operation a value in the offset scaler to the main scaler as an offset prior to arrival of the time signals.
Claim 4
Dependent Claim 37 words
The analog-to-digital coverting method recited in claim 1 wherein the applying step includes: applying by counting operation a value in the offset scaler to the main scaler as an offset prior to arrival of the time signals.
Claim 5
Dependent Claim 51 words
The analog-to-digital converting method recited in claim 1 wherein the applying step includes: cancelling the offset by an operation in said adding circuit so as to add a value that equals the complement with the proper constant upper limit of the offset value to the counted value of said main scaler.
Claim 6
Dependent Claim 24 words
The analog-to-digital converting method recited in claim 1 wherein the applying step includes: cancelling the offset by a counting operation in said main scaler.

References Cited (Backward Citations)

US3445839A Cited
US3711851A Cited
US3938042A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1983-01-28 1983-07-30 1984-01-29 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1987-01-28 1987-07-30 1988-01-29 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1991-01-28 1991-07-30 1992-01-29 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag