US4213134A — Circuit and method for the recorder display of hi…

Claim 1

Independent Claim 192 words

A circuit for the display of a high frequency periodic signal on a display having a maximum response frequency less than the periodic signal frequency, comprising: signal period determining means receiving the high frequency periodic signal, and providing an output signal corresponding to the number of periods in the same; sample and hold means also receiving the high frequency periodic signal and periodically sampling and holding some electrical parameter of the high frequency periodic signal, the display receiving said periodically sampled electrical parameter; sampling control means counting at a frequency substantially greater than the frequency of the high frequency periodic signal, and providing an output signal corresponding to its present count; comparator means for continuously comparing said output signal from said signal period determining means and said output signal from said sampling control means, and providing an output signal upon occurrence of a match thereof for enabling a new sample to be taken by said sample and hold means, thereby permitting the display to accurately reproduce the high frequency periodic signal at another frequency in a range of frequencies from zero up to and including the maximum response frequency of the display.

Claim 2

Dependent Claim 192 words

A circuit for the display of a high frequency periodic signal on a display having a maximum response frequency less than the periodic signal frequency, comprising: signal period determining means receiving the high frequency periodic signal, and providing an output signal corresponding to the number of periods in the same; sample and hold means also receiving the high frequency periodic signal and periodically sampling and holding some electrical parameter of the high frequency periodic signal, the display receiving said periodically sampled electrical parameter; sampling control means counting at a frequency substantially greater than the frequency of the high frequency periodic signal, and providing an output signal corresponding to its present count; comparator means for continuously comparing said output signal from said signal period determining means and said output signal from said sampling control means, and providing an output signal upon occurrence of a match thereof for enabling a new sample to be taken by said sample and hold means, thereby permitting the display to accurately reproduce the high frequency periodic signal at another frequency in a range of frequencies from zero up to and including the maximum response frequency of the display.

Claim 3

Dependent Claim 100 words

A circuit, as set forth in claim 1, wherein said sampling control means includes sampling control clock means for generating a sampling control clock signal having a frequency substantially greater than that of the high frequency periodic signal and for controlling the number of samples that must be taken to accurately reproduce a single period of the high frequency periodic signal on the display, and sampling control counter means receiving the sampling control clock signal and counting from a preselected number each time a sampling control clock signal is received, and providing an output signal corresponding to its present count.

Claim 4

Dependent Claim 75 words

A circuit, as set forth in claim 2, wherein said signal period determining means includes signal period counter means and further including counter reset means for selectively resetting said signal period counter means after a sufficient number of samples has been taken to accurately reproduce a single period of the high frequency period signal on the display and for selectively resetting said sampling control counter means after each period in the high frequency periodic signal.

Claim 5

Dependent Claim 61 words

A circuit, as set forth in claim 3, wherein said counter reset means includes logic means for determining whether a sufficient number of samples has been taken to accurately reproduce a single period of the high frequency periodic signal on the display and thereupon enable the simultaneous resetting of both said signal period counter means and said sampling control counter means.

Claim 6

Dependent Claim 99 words

A circuit, as set forth in claim 4, wherein said logic means includes flip-flop means being clocked by the said signal period determining means upon the occurrence of each period in the high frequency periodic signal and being reset upon the occurrence of a match count by said comparator means, said flip-flop means providing an output signal for simultaneously resetting both said signal period counter means and said sampling control counter means following the last period required for taking a sufficient number of samples to accurately reproduce a single period of the high frequency periodic signal on the display.

Claim 7

Dependent Claim 126 words

A circuit, as set forth in claim 5, wherein said flip-flop means includes a first D-type flip-flop having Q output signal and whose input is connected to a fixed logic level signal, and a second D-type flip-flop having a Q output signal whose input receives said Q output signal from said first flip-flop, said Q output signal from said second flip-flop going to such a logic level that would cause simultaneous resetting of both said signal period counter means and said sampling control counter means following the last period required for taking a sufficient number of samples to accurately reproduce a single period of the high frequency period signal on the display, the display including a strip chart recorder and said electrical parameter being voltage magnitude.

Claim 8

Dependent Claim 56 words

A circuit, as set forth in claim 6, further including initialize circuit means for providing to said counter reset means at least one output signal of a suitable logic level to cause said counter reset means to reset both said signal period counter means and said sampling control counter means upon initial activation of the circuit.

Claim 9

Independent Claim 141 words

A method for the display of a high frequency periodic signal on a display having a maximum response frequency less than the periodic signal frequency, comprising the steps of: counting in a signal period counter the number of periods in the high frequency periodic signal; counting in a sampling control counter at a frequency substantially greater than the frequency of the high frequency periodic signal; comparing the counts in said signal period counter and said sampling control counter and indicating a match thereof; and sampling some electrical parameter of the high frequency periodic signal when said match count is indicated and holding the same until the next said match count is indicated, and accurately reproducing the high frequency periodic signal at another frequency in a range of frequencies from zero up to and including the maximum response frequency of the display.

Claim 10

Independent Claim 141 words

A method for the display of a high frequency periodic signal on a display having a maximum response frequency less than the periodic signal frequency, comprising the steps of: counting in a signal period counter the number of periods in the high frequency periodic signal; counting in a sampling control counter at a frequency substantially greater than the frequency of the high frequency periodic signal; comparing the counts in said signal period counter and said sampling control counter and indicating a match thereof; and sampling some electrical parameter of the high frequency periodic signal when said match count is indicated and holding the same until the next said match count is indicated, and accurately reproducing the high frequency periodic signal at another frequency in a range of frequencies from zero up to and including the maximum response frequency of the display.

Claim 11

Dependent Claim 81 words

A method, as set forth in claim 8, wherein said step of counting in a sampling control counter includes the steps of generating a sample control clock signal having a frequency substantially greater than that of the high frequency periodic signal for controlling the number of samples that must be taken to accurately reproduce a single period of the high frequency periodic signal on the display, and counting from a preselected number each time a sample control clock signal is generated.

Claim 12

Dependent Claim 58 words

A method, as set forth in claim 9, further including the step of selectively resetting both said signal period counter after a sufficient number of samples has been taken to accurately reproduce a single period of the high frequency periodic signal on the display and said sampling control counter after each period in the high frequency periodic signal.

Claim 13

Dependent Claim 60 words

A method, as set forth in claim 10, wherein said step of selectively resetting includes the steps of determining whether a sufficient number of samples has been taken to accurately reproduce a single period of the high frequency periodic signal on the display and thereupon enabling the simultaneous resetting of both said signal period counter and said sampling control counter.

Claim 14

Dependent Claim 137 words

A method, as set forth in claim 11, wherein said step of determining whether a sufficient number of samples has been taken includes the steps of clocking a plurality of flip-flops upon the occurrence of each period in the high frequency periodic signal and resetting said plurality of flip-flops upon the indication of said match count, said step of simultaneously resetting both said signal period counter and said sampling control counter occurring following the last period required for taking a sufficient number of samples to accurately reproduce a single period of the high frequency periodic signal on the display, the step of sampling some electrical parameter including the step of sampling a voltage magnitude of the high frequency periodic signal when said match count is indicated and holding the same until the next said match is indicated.

Claim 15

Dependent Claim 23 words

A method, as set forth in claim 12, further including the step of initially resetting said signal period counter and said sampling control.

Annuity Stage	Window Opens	Payment Deadline	Surcharge Period Until	Estimated Fee	Status
3.5 Years (Year 4)	1983-07-15	1984-01-14	1984-07-15	$2000.00	Window Closed / Lapsed
7.5 Years (Year 8)	1987-07-15	1988-01-14	1988-07-15	$3760.00	Window Closed / Lapsed
11.5 Years (Year 12)	1991-07-15	1992-01-14	1992-07-15	$7700.00	Window Closed / Lapsed

Circuit and method for the recorder display of high frequency periodic signals

Abstract

Inventors

Bibliographic Details

Claims Analysis

References Cited (Backward Citations)

USPTO Annuity & Maintenance Windows

Assigned Categories & Tags

Assign Category Tag