US4228447A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Submicron channel length MOS inverter with depletion-mode load transistor
Assignee: Maxim Integrated Products Inc
•
Filing: 1979-02-12
•
Granted: 1980-10-14
•
Expires: 1999-02-12
Abstract
Abstract An improved, high speed n-channel MOS inverter structure including a self-aligned silicon gate depletion-mode load device integrated in series with a nonplanar, submicron channel enhancement-mode switching transistor. The enhancement-mode switching device is formed on a field of the substrate that includes an elevated, plateau region joined to a surrounding planar area by a slope. The MOS load transistor is formed on an adjoining planar portion of the surface. The process for fabricating the devices features successive ion implation of boron and arsenic through an oxide layer that includes a smoothly tapered "beak" formed by a local oxidation technique.
Inventors
- 👤 Shuichi Sato
- 👤 Tadanori Yamaguchi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 23:55
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/08; H03K19/094; H03K19/0944; H03K19/09441; H03K19/09443; H10; H10D; H10D62/00; H10D62/10; H10D62/117; H10D84/00; H10D84/01; H10D84/0123; H10D84/0126; H10D84/0163; H10D84/02; H10D84/03; H10D84/038; H10D84/80; H10D84/82; H10D84/83; H10D84/84; H10P; H10P76/00; H10P76/40; H10P76/408; H10W; H10W10/00; H10W10/01; H10W10/011; H10W10/10; H10D64/00; H10D64/20; H10D64/27; H10D64/311; H10D64/411; H10D64/511; H10D64/512; H10D64/513
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
353 words
A monolithic metal-insulator-semiconductor inverter circuit structure of the combined enhancement/depletion-mode type, comprising: a body of semiconductor material predominantly of one conductivity type, said body having a major surface that includes a substantially planar field and an adjoining nonplanar field with surface portions of relatively higher and lower elevation joined by a slope, an enhancement-mode field effect device at least partially formed within said nonplanar surface field, said device including (a) a first, heavily doped region of the other conductivity type extending into said body at said higher surface portion, (b) a second, heavily doped region of said other conductivity type extending into said body at said lower surface portion, said first and second regions respectively constituting source and drain regions for said enhancement-mode device, (c) a thin layer of said one conductivity type formed by implantation within said body beneath said first impurity region and including an upturned margin that terminates at said slope and constitutes a channel region for said device, (d) a third, more lightly doped region of said other conductivity type extending along said body surface between said channel region and drain region and constituting a drift region for said device, (e) a first insulating layer disposed over a portion of the body surface in said nonplanar field, including the portion extending between said first and second regions, and (f) a first gate electrode disposed on said first insulating layer overlying said channel and drift regions, and a depletion-mode field effect device integrated with said enhancement-mode device, and including (a) a fourth, heavily doped region of said other conductivity type extending into said body within said planar field at a location spaced from said second region by (b) a fifth, more lightly doped region of said other conductivity type, said second and fourth and fifth regions respectively constituting source, drain and channel regions for the depletion mode device, (c) a second insulating layer disposed over a portion of the body surface in said planar field, including the portion extending between said second and fourth regions, and (d) a second gate electrode disposed on said insulating layer overlying said fifth region.
Claim 2
Dependent Claim
353 words
A monolithic metal-insulator-semiconductor inverter circuit structure of the combined enhancement/depletion-mode type, comprising: a body of semiconductor material predominantly of one conductivity type, said body having a major surface that includes a substantially planar field and an adjoining nonplanar field with surface portions of relatively higher and lower elevation joined by a slope, an enhancement-mode field effect device at least partially formed within said nonplanar surface field, said device including (a) a first, heavily doped region of the other conductivity type extending into said body at said higher surface portion, (b) a second, heavily doped region of said other conductivity type extending into said body at said lower surface portion, said first and second regions respectively constituting source and drain regions for said enhancement-mode device, (c) a thin layer of said one conductivity type formed by implantation within said body beneath said first impurity region and including an upturned margin that terminates at said slope and constitutes a channel region for said device, (d) a third, more lightly doped region of said other conductivity type extending along said body surface between said channel region and drain region and constituting a drift region for said device, (e) a first insulating layer disposed over a portion of the body surface in said nonplanar field, including the portion extending between said first and second regions, and (f) a first gate electrode disposed on said first insulating layer overlying said channel and drift regions, and a depletion-mode field effect device integrated with said enhancement-mode device, and including (a) a fourth, heavily doped region of said other conductivity type extending into said body within said planar field at a location spaced from said second region by (b) a fifth, more lightly doped region of said other conductivity type, said second and fourth and fifth regions respectively constituting source, drain and channel regions for the depletion mode device, (c) a second insulating layer disposed over a portion of the body surface in said planar field, including the portion extending between said second and fourth regions, and (d) a second gate electrode disposed on said insulating layer overlying said fifth region.
Claim 3
Dependent Claim
22 words
The circuit structure of claim 1, wherein said one conductivity type is p-type conductivity and said opposite conductivity type is n-type conductivity.
Claim 4
Dependent Claim
16 words
The circuit structure of claim 1, wherein said gate electrodes are of electrically conductive polycrystalline silicon.
Claim 5
Dependent Claim
40 words
The circuit structure of claim 1, wherein the predominant impurity in said first, second and fourth regions is arsenic, the predominant impurity in said second region is boron, and the predominant impurity in said third and fifth regions is phosphorus.
Claim 6
Dependent Claim
27 words
The circuit structure of claim 4, wherein said first, second, fourth and fifth regions are formed by ion implantation of the respective predominant impurity for said regions.
References Cited (Backward Citations)
US3823352A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1983-10-14 | 1984-04-14 | 1984-10-14 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1987-10-14 | 1988-04-14 | 1988-10-14 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1991-10-14 | 1992-04-14 | 1992-10-14 | $7700.00 | Window Closed / Lapsed |