← Back to Patent Explorer
US4241359A Expired / Lapsed US ⏱️ 0.0 years remaining

Semiconductor device having buried insulating layer

Assignee: NTT Inc
•
Filing: 1978-03-02
•
Granted: 1980-12-23
•
Expires: 1998-03-02
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A semiconductor manufacturing method and device made therefrom by forming an insulating SiO 2 film on both surfaces of a silicon substrate using an ion implantation process to form a buried SiO 2 layer within the substrate a predetermined depth beneath one of the substrate surfaces, isolating a body of the substrate layer lying above the buried layer, and forming a semiconductive device in the isolated body. The surface layers of SiO 2 serve to mechanically balance the internal strains generated within the substrate during the formation of the buried layer and thereby prevent the creation of mechanical imperfections in the surface portions of the substrate.

Inventors

  • 👤 Katsutoshi Izumi
  • 👤 Masanobu Doken
  • 👤 Hisashi Ariyoshi

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-28 21:06
CPC Classifications
H; H10; H10P; H10P30/00; H10P30/20; H10P30/208; H10P30/209; H10D; H10D30/00; H10D30/60; H10D30/67; H10D30/6704; H10D30/6708; H10D30/674; H10D30/6741; H10D30/6743; H10D30/6744; H10D62/00; H10D62/10; H10D62/113; H10D62/115; H10D62/116; H10D86/00; H10D86/01; H10D86/03; H10D86/201; H10P90/00; H10P90/19; H10P90/1904; H10P90/1906; H10W; H10W10/00; H10W10/01; H10W10/061; H10W10/10; H10W10/181; H10P90/1908; H10W10/011; H10W10/012; H10W10/021; H10W10/13; H10W10/20

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 124 words
A semiconductor device for use in fabricating an integrated circuit, comprising: a semiconductor substrate having a pair of opposed surfaces; a buried insulating compound layer disposed within said substrate and at a predetermined depth from one surface thereof, said buried insulating compound layer being formed by implanting ions through said one surface; semiconductor circuit elements formed in an upper layer of said substrate lying between said buried insulating compound layer and said one surface, said circuit elements being incorporated into an island formed by selectively etching said upper layer; and an insulating film formed on the other surface of said substrate and having a thickness sufficient to compensate for the strain induced in said substrate during the formation of said buried insulating compound layer.
Claim 2
Dependent Claim 124 words
A semiconductor device for use in fabricating an integrated circuit, comprising: a semiconductor substrate having a pair of opposed surfaces; a buried insulating compound layer disposed within said substrate and at a predetermined depth from one surface thereof, said buried insulating compound layer being formed by implanting ions through said one surface; semiconductor circuit elements formed in an upper layer of said substrate lying between said buried insulating compound layer and said one surface, said circuit elements being incorporated into an island formed by selectively etching said upper layer; and an insulating film formed on the other surface of said substrate and having a thickness sufficient to compensate for the strain induced in said substrate during the formation of said buried insulating compound layer.
Claim 3
Dependent Claim 32 words
A semiconductor device according to claim 1 wherein said semiconductor substrate is comprised of a silicon wafer and said insulating film and said buried insulating compound layer are comprised of silicon dioxide.
Claim 4
Dependent Claim 25 words
A semiconductor device according to claim 1 wherein said island is completely surrounded by said buried insulating compound layer and another insulating film formed thereover.
Claim 5
Dependent Claim 57 words
A semiconductor device according to claim 3 wherein said island includes a source region, a drain region and a channel region, and wherein said semiconductor device further comprises a gate electrode formed over said channel region, and source and drain electrodes respectively connected to said source and drain regions through openings provided in said other insulating film.
Claim 6
Dependent Claim 51 words
A semiconductor device according to claim 3 wherein said island includes collector, base and emitter regions that constitute a vertical bipolar transistor, and said collector, base and emitter regions are connected to a collector electrode, a base electrode and an emitter electrode respectively, through openings provided in said other insulating film.
Claim 7
Dependent Claim 64 words
A semiconductor device according to claim 1 wherein a region of said layer of semiconductor substrate lying between said one surface and said buried insulating compound layer is converted into an insulating compound, and said island is bounded by said region of insulating compound, said buried insulating compound layer, and another insulating film disposed to lie over said one surface of said semiconductor substrate.
Claim 8
Dependent Claim 43 words
A semiconductor device according to claim 6 wherein said buried insulating compound layer has an opening provided therein for interconnecting said island and the layer of said semiconductor substrate lying between said buried insulating compound layer and said other surface of said substrate.
Claim 9
Dependent Claim 56 words
A semiconductor device according to claim 6 wherein said island includes source, drain and channel regions and wherein said semiconductor device further comprises a gate electrode overlying said channel region and said other insulating film, and source and drain electrodes respectively connected to said source and drain regions through openings provided in said other insulating film.

References Cited (Backward Citations)

US3622382A Cited
US3666548A Cited
US3840409A Cited
US3707765A Cited
US3726719A Cited
US3791024A Cited
US3873373A Cited
US3886587A Cited
US3855009A Cited
US4017341A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1983-12-23 1984-06-23 1984-12-23 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1987-12-23 1988-06-23 1988-12-23 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1991-12-23 1992-06-23 1992-12-23 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag