US4250569A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor memory device
Assignee: Fujitsu Ltd
•
Filing: 1978-11-15
•
Granted: 1981-02-10
•
Expires: 1998-11-15
Abstract
Abstract Disclosed is a semiconductor memory device using semiconductor memory elements as memory cells. Each semiconductor memory element is provided with a semiconductor region having a particular conductivity type, a source region and a drain region both having opposite conductivity type and both being located adjacent to the semiconductor region, one on each side of the semiconductor region, so that the semiconductor region functions as a separator between the source region and the drain region, and a gate electrode which is provided over the surface of the semiconductor region on a dielectric insulation film. In the semiconductor memory device, information is written in the semiconductor memory element by injecting electric charges into the semiconductor region, and the written information is read by detecting a variation of the electrical conductance on the surface of the semiconductor region due to the injection of electric charges.
Inventors
- 👤 Nobuo Sasaki
- 👤 Moto'o Nakano
- 👤 Yasuo Kobayashi
- 👤 Takashi Iwai
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-06 03:58
CPC Classifications
H; H10; H10B; H10B12/00
Claims Analysis
Total Claims: 21
Claim 1
Independent Claim
172 words
A semiconductor memory device comprising semiconductor memory elements, each said memory element having a gate threshold voltage for electrical conductance of said element that is a function of the information stored in said element, each said semiconductor memory element comprising a semiconductor region having one type of conductivity and being floating electrically, a source region and a drain region located adjacent to said semiconductor region and separated by said semiconductor region and both having the opposite type of conductivity with respect to said semiconductor region, each of said source and drain regions being connected to a respective electrode, a gate electrode over the surface of and insulated from said semiconductor region, means for writing information into a selected one of said elements by injecting charges into the respective one of said semiconductor regions and means for reading said stored information by detecting a variation of said electrical conductance of said selected element, said writing and reading means comprising means for applying selected potentials to said three electrodes of each said memory element.
Claim 2
Dependent Claim
172 words
A semiconductor memory device comprising semiconductor memory elements, each said memory element having a gate threshold voltage for electrical conductance of said element that is a function of the information stored in said element, each said semiconductor memory element comprising a semiconductor region having one type of conductivity and being floating electrically, a source region and a drain region located adjacent to said semiconductor region and separated by said semiconductor region and both having the opposite type of conductivity with respect to said semiconductor region, each of said source and drain regions being connected to a respective electrode, a gate electrode over the surface of and insulated from said semiconductor region, means for writing information into a selected one of said elements by injecting charges into the respective one of said semiconductor regions and means for reading said stored information by detecting a variation of said electrical conductance of said selected element, said writing and reading means comprising means for applying selected potentials to said three electrodes of each said memory element.
Claim 3
Dependent Claim
229 words
A semiconductor memory device according to claim 1, further comprising a plurality of data lines connected to said electrodes of said source regions of said semiconductor elements and arranged in the row direction of a matrix pattern, a plurality of address lines connected to said gate electrodes of said semiconductor elements and arranged in the column direction of said matrix pattern, a power supply connected to said electrodes of said drain regions of said semiconductor elements, means for storing said information written into each one of said elements by applying to the respective one of said data lines a first potential and to the respective one of said address lines a second potential, said first and second potentials providing a reverse bias between the respective one of said semiconductor regions and the respective adjacent source and drain regions corresponding to said selected element, and said means for writing comprising means for grounding the respective one of said data lines connected to said selected semiconductor element and for applying a third potential of value larger than said threshold voltage to the respective one of said address lines which is connected to the respective one of said gate electrodes and then rapidly decreasing the value of said third potential below said threshold voltage, so as to inject minority carriers into said semiconductor region from said source region of said selected element.
Claim 4
Dependent Claim
68 words
A semiconductor memory device according to claim 2 comprising means for erasing said written information in said selected one of said elements by applying a voltage to the respective one of said data lines corresponding to said selected element to cause avalanche multiplication at said junction between the respective one of said semiconductor regions and the respective one of said adjacent source regions corresponding to said selected element.
Claim 5
Dependent Claim
50 words
A semiconductor memory device according to claim 2, comprising means for erasing said stored information by applying a voltage which is equal to or larger than the value of said threshold voltage, when said selected memory element is storing said charge corresponding to said information, to the respective data line.
Claim 6
Dependent Claim
66 words
A semiconductor memory device according to claim 2, said means for reading comprising means for applying a fourth potential to said respective one of said address lines, said fourth potential having a value between said threshold voltages of said selected element with and without said stored information, and further comprising means for grounding said respective one of said data lines through an electric current detector circuit.
Claim 7
Dependent Claim
25 words
A semiconductor memory device according to claim 2, wherein said means for writing comprises means for repeating said application and decrease of said third potential.
Claim 8
Dependent Claim
21 words
The device of claim 2, said first potential comprising that of said power supply, and said second potential comprising ground voltage.
Claim 9
Dependent Claim
25 words
The device of claim 2 or 7, said drain regions being connected to said power supply by an electrode extending parallel to said address lines.
Claim 10
Dependent Claim
25 words
The device of claim 2 or 7, said drain regions being connected to said power supply by an electrode extending parallel to said data lines.
Claim 11
Dependent Claim
128 words
A semiconductor memory device having plural memory elements, each memory element comprising an electrically floating region of P type conductivity, source and drain regions of N type conductivity adjoining and separated by said P type region at a respective pair of junctions, an insulated gate on the surface of said P type region, writing means for applying a first set of voltages to said gate and N type regions for injecting minority carriers into said P type region, and reading means for applying a second set of voltages to said gate and N type regions and for measuring current flowing between said source and drain regions, said second set of voltages resulting in a different value for said current depending upon the amount of said injected minority carriers.
Claim 12
Dependent Claim
128 words
A semiconductor memory device having plural memory elements, each memory element comprising an electrically floating region of P type conductivity, source and drain regions of N type conductivity adjoining and separated by said P type region at a respective pair of junctions, an insulated gate on the surface of said P type region, writing means for applying a first set of voltages to said gate and N type regions for injecting minority carriers into said P type region, and reading means for applying a second set of voltages to said gate and N type regions and for measuring current flowing between said source and drain regions, said second set of voltages resulting in a different value for said current depending upon the amount of said injected minority carriers.
Claim 13
Dependent Claim
35 words
The device of claim 10, each said element comprising storing means for storing said injected charges by applying a third set of voltages to said gate and N regions for reverse biasing both said junctions.
Claim 14
Dependent Claim
45 words
The device of claim 10, said first set of voltages comprising values for forward biasing said junction between said P and source regions to a greater extent than said junction between said P and drain regions and for subsequently reverse biasing each of said junctions.
Claim 15
Dependent Claim
62 words
The device of claim 12, said writing means comprising means for providing said first set of voltages to have a voltage pulse of approximately 6 volts applied to said gate, ground potential applied to said source region, and approximately 5 volts applied to said drain region, said voltage applied to said gate having a pulse width of approximately 400 to 1000 ns.
Claim 16
Dependent Claim
18 words
The device of claim 13, said writing means comprising means for repeatedly applying said first set of voltages.
Claim 17
Dependent Claim
31 words
The device of claim 12, said reading means comprising means for providing said second set of voltages so that after the operation of said writing means said current is approximately zero.
Claim 18
Dependent Claim
25 words
The device of claim 12, said second set of voltages comprising ground potential applied to said source, and approximately 2.5 volts applied to said gate.
Claim 19
Dependent Claim
32 words
The device of claim 12 comprising erasing means for cancelling the effect of any of said injected minority carries by applying a fourth set of voltages to said gate and source regions.
Claim 20
Dependent Claim
22 words
The device of claim 17, said erasing means comprising voltage means for producing avalanche breakdown in at least one of said junctions.
Claim 21
Dependent Claim
56 words
The device of claim 17, said fourth set of voltages comprising ground potential applied to said source region and a gradually decreasing potential applied to said gate, said gradually decreasing potential having an initial value large enough to cause conductivity between said source and drain regions in conjunction with the potential applied to said drain region.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1984-02-10 | 1984-08-11 | 1985-02-10 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1988-02-10 | 1988-08-11 | 1989-02-10 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1992-02-10 | 1992-08-11 | 1993-02-10 | $7700.00 | Window Closed / Lapsed |