← Back to Patent Explorer
US4255713A Expired / Lapsed US ⏱️ 0.0 years remaining

Carrier regeneration circuit for polyphase modulation system

Assignee: NEC Corp
•
Filing: 1979-03-02
•
Granted: 1981-03-10
•
Expires: 1999-03-02
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An n (=8, 9)-valued polyphase modulation system having circuit construction for carrier regeneration in which not only correct phase demodulation is effected but also any AM components of the regenerated carrier wave are effectively compensated for and in which the decision circuit is adapted to produce a signal output having no phase ambiguity which is coupled to a π/4 phase modulator unit of the carrier generator to serve as a drive signal therefor.

Inventors

  • 👤 Yasuharu Yoshida

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-04 06:23
CPC Classifications
H; H04; H04L; H04L27/00; H04L27/18; H04L27/22; H04L27/227; H04L27/2275; H04L27/02; H04L27/06; H04L27/066; H04L27/2276; H04L27/32; H04L27/34; H04L27/38

Claims Analysis

Total Claims: 14
Claim 1
Independent Claim 98 words
A carrier regeneration circuit comprising: first and second means for quadrature detecting an n(=8, 9)-valued polyphase modulated wave including signal vectors arranged in lattice form with a reference carrier wave to produce a first and a second demodulated signal, respectively, means responsive to said modulated wave for regenerating said reference carrier wave phase-locked at a multiple of π/2 radians under a control signal, and decision circuit means for phase shifting said first and second demodulated signals by π/4 radians and discriminating and combining the levels of the phase-shifted first and second demodulated signals to produce said control signal.
Claim 2
Dependent Claim 98 words
A carrier regeneration circuit comprising: first and second means for quadrature detecting an n(=8, 9)-valued polyphase modulated wave including signal vectors arranged in lattice form with a reference carrier wave to produce a first and a second demodulated signal, respectively, means responsive to said modulated wave for regenerating said reference carrier wave phase-locked at a multiple of π/2 radians under a control signal, and decision circuit means for phase shifting said first and second demodulated signals by π/4 radians and discriminating and combining the levels of the phase-shifted first and second demodulated signals to produce said control signal.
Claim 3
Dependent Claim 26 words
A carrier regeneration circuit as claimed in claim 1 wherein said regenerating means comprises means for eliminating an AM component contained in said reference carrier wave.
Claim 4
Dependent Claim 89 words
A carrier regeneration circuit as claimed in claim 1 in which said decision circuit means comprises: first and second means for phase shifting said first and second demodulated signals, respectively, by π/4 radians, first and second means for full-wave rectifying the respective outputs of said first and second phase shifting means, first and second means for discriminating the respective outputs of said first and second rectifying means at a predetermined level; and means for combining the outputs of said first and second discriminating means to produce said control signal.
Claim 5
Dependent Claim 44 words
A carrier regeneration circuit as claimed in claim 3 wherein: said first phase shifting means comprises means for summing said first and second demodulated signals, and wherein said second phase shifting means comprises means for effecting subtraction between said first and second demodulated signals.
Claim 6
Dependent Claim 90 words
A carrier regeneration circuit as claimed in claim 1 wherein said decision circuit means comprises first and second means for phase shifting said first and second demodulated signals respectively by π/4 radians, first and second means for discriminating the output of said first phase shifting means at a first predetermined level, and third and fourth means for discriminating the output of said second phase shifting means at a second predetermined level, and means for combining the outputs of said first through fourth means for discriminating to produce said control signal.
Claim 7
Dependent Claim 43 words
A carrier regeneration circuit as claimed in claim 5, wherein said first phase shifting means comprises means for summing said first and second demodulated signals and said second phase shifting means comprises means for effecting subtraction between said first and second demodulated signals.
Claim 8
Dependent Claim 103 words
A carrier regeneration circuit comprising: first and second means for quadrature-detecting an n(=8, 9)-valued polyphase modulated wave including signal vectors arranged in lattice form with a reference carrier wave to produce a first and a second demodulated signal, respectively, means responsive to said modulated wave and said first and second demodulated signals for regenerating said reference carrier wave phase-locked at a multiple of π/2 radians under a control signal; and decision circuit means for phase shifting said first and second demodulated signals by (π/4) radians and discriminating and combining the levels of said first and second demodulated signals to produce said control signal.
Claim 9
Dependent Claim 103 words
A carrier regeneration circuit comprising: first and second means for quadrature-detecting an n(=8, 9)-valued polyphase modulated wave including signal vectors arranged in lattice form with a reference carrier wave to produce a first and a second demodulated signal, respectively, means responsive to said modulated wave and said first and second demodulated signals for regenerating said reference carrier wave phase-locked at a multiple of π/2 radians under a control signal; and decision circuit means for phase shifting said first and second demodulated signals by (π/4) radians and discriminating and combining the levels of said first and second demodulated signals to produce said control signal.
Claim 10
Dependent Claim 26 words
A carrier regeneration circuit as claimed in claim 7, wherein said regenerating means comprises means for eliminating an AM component contained in said reference carrier wave.
Claim 11
Dependent Claim 89 words
A carrier regeneration circuit as claimed in claim 7, in which said decision circuit means comprises: first and second means for phase shifting said first and second demodulated signals, respectively by π/4 radians, first and second means for full-wave rectifying the respective outputs of said first and second phase shifting means, first and second means for discriminating the respective outputs of said first and second rectifying means at a predetermined level; and means for combining the outputs of said first and second discriminating means to produce said control signal.
Claim 12
Dependent Claim 44 words
A carrier regeneration circuit as claimed in claim 9, wherein: said first phase shifting means comprises means for summing said first and second demodulated signals, and wherein said second phase shifting means comprises means for effecting subtraction between said first and second demodulated signals.
Claim 13
Dependent Claim 90 words
A carrier regeneration circuit as claimed in claim 7, wherein said decision circuit means comprises first and second means for phase shifting said first and second demodulated signals respectively by π/4 radians, first and second means for discriminating the output of said first phase shifting means at a first predetermined level and third and fourth means for discriminating the output of said second phase shifting means at a second predetermined level and means for combining the outputs of said first through fourth means for discriminating to produce said control signal.
Claim 14
Dependent Claim 43 words
A carrier regeneration circuit as claimed in claim 11, wherein said first phase shifting means comprises means for summing said first and second demodulated signals and said second phase shifting means comprises means for effecting subtraction between said first and second demodulated signals.

References Cited (Backward Citations)

US3845412A Cited
US4039961A Cited
US3983499A Cited
US4055727A Cited
US4114710A Cited
US4109102A Cited
US4099130A Cited
US4143322A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1984-03-09 1984-09-08 1985-03-10 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1988-03-09 1988-09-08 1989-03-10 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1992-03-09 1992-09-08 1993-03-10 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag