← Back to Patent Explorer
US4303850A Expired / Lapsed US ⏱️ 0.0 years remaining

Real time clock using computer and separate counting means

Assignee: Boeing North American Inc
•
Filing: 1979-03-14
•
Granted: 1981-12-01
•
Expires: 1999-03-14
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Apparatus for maintaining a real time clock normally incremented by a CPU when power is provided thereto and maintained by a separate counting means when power is removed from the CPU, the separate counting means powered independently of the CPU power source. Apparatus is also disclosed for synchronizing the separate counting means such that the real time clock maintained by the CPU may be updated for the time interval in which the CPU was inoperative without loss of real time clock accuracy.

Inventors

  • 👤 John E. Juhasz
  • 👤 James E. Krass, Jr.

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 12:53
CPC Classifications
G; G04; G04G; G04G99/00; G04G99/006; G04F; G04F10/00; G07; G07C; G07C5/00; G07C5/08; G07C5/0841; G07C5/085; H; H03; H03K; H03K21/00

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 250 words
A real time clock circuit for use with an electronic computing apparatus having a central processing unit (CPU) and a memory storage means including a real time clock register comprising: (a) means for generating first frequency clock signals; (b) means for feeding said first frequency clock signals into said CPU for counting in said real time clock register of said memory storage means; (c) first power supply means connected for providing power to said CPU for operating same; (d) means for generating second frequency clock signals; (e) means for counting said second frequency clock signals; (f) second power supply means, independent of said first power supply means, connected to said second frequency counting means for powering same, whereby said second frequency counting means counts said second frequency clock signals independently of said first power supply means; (g) means for disconnecting said first power supply means from said CPU; (h) means for reconnecting said first power supply means to said CPU after a time interval; (i) said second frequency counting means counting said second frequency clock signals during said time interval; (j) means for inhibiting counting of said second frequency counting means while said real time clock register is counting said first frequency clock signals; (k) means for incrementing said real time clock register in proportion to the counts accumulated in said second frequency counting means during said time interval, whereby said real time clock register is updated to account for first frequency clock signals not counted during said time interval.
Claim 2
Dependent Claim 250 words
A real time clock circuit for use with an electronic computing apparatus having a central processing unit (CPU) and a memory storage means including a real time clock register comprising: (a) means for generating first frequency clock signals; (b) means for feeding said first frequency clock signals into said CPU for counting in said real time clock register of said memory storage means; (c) first power supply means connected for providing power to said CPU for operating same; (d) means for generating second frequency clock signals; (e) means for counting said second frequency clock signals; (f) second power supply means, independent of said first power supply means, connected to said second frequency counting means for powering same, whereby said second frequency counting means counts said second frequency clock signals independently of said first power supply means; (g) means for disconnecting said first power supply means from said CPU; (h) means for reconnecting said first power supply means to said CPU after a time interval; (i) said second frequency counting means counting said second frequency clock signals during said time interval; (j) means for inhibiting counting of said second frequency counting means while said real time clock register is counting said first frequency clock signals; (k) means for incrementing said real time clock register in proportion to the counts accumulated in said second frequency counting means during said time interval, whereby said real time clock register is updated to account for first frequency clock signals not counted during said time interval.
Claim 3
Dependent Claim 72 words
A real time clock circuit as recited in claim 1 wherein said means for incrementing comprises: (a) means for sensing the accumulated count in said second frequency counting means substantially immediately after said time interval; (b) means for subsequently sensing an incremental count change of said second frequency counting means; and (c) said real time clock register incremented in proportion to the number of said accumulated counts and said incremental count change.
Claim 4
Dependent Claim 57 words
A real time clock circuit as recited in claim 2 wherein said real time clock circuit is operable in a device monitoring and recording system, said first power supply means comprises a battery used for operating said device, and said means for disconnecting said battery comprises means for disconnecting said battery when said device is not operating.
Claim 5
Dependent Claim 16 words
A real time clock circuit as recited in claim 3 wherein the device is a vehicle.
Claim 6
Dependent Claim 19 words
A real time clock circuit as recited in claim 4 wherein second power supply means comprises a separate battery.
Claim 7
Dependent Claim 62 words
A real time clock circuit as recited in claims 1 or 2, wherein said inhibiting means includes said CPU, said CPU generating an inhibit signal for periodically resetting said second frequency counting means, whereby, upon disconnecting of said first power supply means from said CPU, said CPU terminates generation of said inhibiting signal thereby permitting said second frequency counting means to count.
Claim 8
Dependent Claim 42 words
A real time clock circuit as recited in claim 6, wherein the frequency of said first clock signals is on the order to approximately 16 Hz and the frequency of said second clock signals is on the order of approximately 1 ppm.

References Cited (Backward Citations)

GB1414875A Cited
US3946219A Cited
US4031363A Cited
US4089058A Cited
US4189635A Cited
US4168531A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1984-11-30 1985-06-01 1985-12-01 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1988-11-30 1989-06-01 1989-12-01 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1992-11-30 1993-06-01 1993-12-01 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag