Control of instruction pipeline in data processing system

Claim 2

A control of an instruction pipeline in a data processing system in which said instruction pipeline is provided with a plurality of segments and each instruction is executed in a plurality of steps by said segments such that each segment executes one or more of the steps allotted thereto relating to a given one instruction during one operation cycle, while a different segment parallely executes different steps allotted thereto relating to a different one instruction in the same operational cycle, said control comprising: means provided for use exclusively by each of said segments for supplying clock signals to control the timing in execution of the respective steps allotted to said each segment, said supplying means comprising means for adjusting, depending on a time period required for said each segment to complete each of the allotted steps, one-cycle period of the clock signal used for controlling the timing in execution of said each allotted step independently of the timing in parallel execution of the different steps by the different segment and means for controlling one-cycle period of at least one clock signal supplied to at least one of said segments so that said segments complete the respective steps allotted to them substantially at the same time in said one operation cycle.

Claim 3

A control as claimed in claim 1, wherein said data-processing system includes a main memory, and further comprising means operative, when one of the segments calls for reading information from the main memory, to prolong at least one cycle of said clock signal supplied to said one segment until said information is read out of said memory.

Claim 4

A control as claimed in claim 1, wherein said clock signal supplying means comprises a shift register having a clock terminal for receiving timing pulses of a predetermined frequency, a reset terminal and at least three stages in cascade, outputs from selected ones of said stages being connected through a NOR gate to said reset terminal so that one of said stages produces, in response to each timing pulse applied to said clock terminal, a high or low level output signal depending on whether said reset terminal is supplied with a high or low level signal and that the outputs of said stages are shifted, in response to each timing pulse applied to said clock terminal, to the adjacent stages, and means for determining the timing of said timing pulse supplied to said each segment according to the combination of the outputs of at least two of said stages.

Claim 5

A control as claimed in claim 3, further comprising means for applying to said reset terminal through said NOR gate a pause signal which is produced when one of said segments calls for reading information from the main memory.

Claim 6

A control as claimed in claim 1, wherein said instruction pipeline comprises two segments, one of said segments executing one instruction, while the other segment is fetching the next instruction preparatory to execution thereof and decoding it and said control further comprises means for temporarily holding the operation of said clock signal supplying means for said other segment so as to inhibit said other segment from executing the next instruction selectively depending on the type of said one instruction.

Claim 7

A control as claimed in claim 5, further comprising means for releasing the inhibition by said holding means in response to an operation end signal indicative of ending of the operation of said one segment.

Claim 8

A control as claimed in claim 1, wherein said instruction pipeline comprises two segments, one of said segments executing one instruction while the other segment is fetching the next instruction and decoding it.

Claim 9

A control of an instruction pipeline in a data processing system in which said instruction pipeline is provided with two segments and each instruction is executed in a plurality of steps by said segments such that one segment executes one or more of the steps allotted thereto relating to a given one instruction during one operation cycle, while the other segment parallely executes different steps allotted thereto relating to a different one instruction in the same operational cycle, said control comprising: means provided for use exclusively by each of said two segments for supplying clock signals to control the timing in execution of the respective steps allotted to said each segment, said supplying means comprising means for adjusting, depending on a time period required for said one segment to complete each of the allotted steps, one-cycle period of the clock signal used for controlling the timing in execution of said each allotted step independently of the timing in parallel execution of the different steps by the said other segment and means for controlling one-cycle period of at least one clock signal supplied to at least one of said segments so that said complete segments the respective steps allotted to them substantially at the same time in said one operation cycle.

Claim 10

A control of an instruction pipeline in a data processing system in which said instruction pipeline is provided with two segments and each instruction is executed in a plurality of steps by said segments such that one segment executes one or more of the steps allotted thereto relating to a given one instruction during one operation cycle, while the other segment parallely executes different steps allotted thereto relating to a different one instruction in the same operational cycle, said control comprising: means provided for use exclusively by each of said two segments for supplying clock signals to control the timing in execution of the respective steps allotted to said each segment, said supplying means comprising means for adjusting, depending on a time period required for said one segment to complete each of the allotted steps, one-cycle period of the clock signal used for controlling the timing in execution of said each allotted step independently of the timing in parallel execution of the different steps by the said other segment and means for controlling one-cycle period of at least one clock signal supplied to at least one of said segments so that said complete segments the respective steps allotted to them substantially at the same time in said one operation cycle.

Claim 11

A control of an instruction pipeline comprising at least plural segments in a data processing system wherein said system performs data processing according to programmed instructions, said instructions requiring different numbers of steps of processing time and each instruction is processed sequentially by a segment provided in said instruction pipeline, said control comprising: first means provided for each of said segments for generating a reference clock signal to control the timing of the operation of said each segment; and second means for defining one-cycle periods of the clock signal generated by said clock signal generating means according to the time required for each segment to execute its respective instruction; and gate means for preventing advance to the next reference clock cycle by the first means for one segment until the operation cycle of the first means for a second segment is finished.

Claim 12

A control of an instruction pipeline comprising at least plural segments in a data processing system wherein said system performs data processing according to programmed instructions, said instructions requiring different numbers of steps of processing time and each instruction is processed sequentially by a segment provided in said instruction pipeline, said control comprising: first means provided for each of said segments for generating a reference clock signal to control the timing of the operation of said each segment; and second means for defining one-cycle periods of the clock signal generated by said clock signal generating means according to the time required for each segment to execute its respective instruction; and gate means for preventing advance to the next reference clock cycle by the first means for one segment until the operation cycle of the first means for a second segment is finished.

Claim 13

A control of an instruction pipeline in a data processing system in which said instruction pipeline is provided with a plurality of segments and each instruction is executed in a plurality of steps by said segments such that each segment executes one or more of the steps allotted thereto relating to a given one instruction during one operation cycle, while a different segment parallely executes different steps allotted thereto relating to a different one instruction in the same operational cycle, said control comprising: means provided for use exclusively by each of said segments for supplying clock signals to control the timing in execution of the respective steps allotted to said each segment, said supplying means comprising means for adjusting, depending on a time period required for said each segment to complete each of the allotted steps, one-cycle period of the clock signal used for controlling the timing in execution of said each allotted step independelty of the timing in parallel execution of the different steps by the different segment and means for controlling the time period of at least one cycle period of said clock signal supplied to at least one of said segments so that the end of the execution of said instruction by said one segment substantially coincides with the end of the execution of the next instruction by said other segment.

Claim 14

A control of an instruction pipeline in a data processing system in which said instruction pipeline is provided with a plurality of segments and each instruction is executed in a plurality of steps by said segments such that each segment executes one or more of the steps allotted thereto relating to a given one instruction during one operation cycle, while a different segment parallely executes different steps allotted thereto relating to a different one instruction in the same operational cycle, said control comprising: means provided for use exclusively by each of said segments for supplying clock signals to control the timing in execution of the respective steps allotted to said each segment, said supplying means comprising means for adjusting, depending on a time period required for said each segment to complete each of the allotted steps, one-cycle period of the clock signal used for controlling the timing in execution of said each allotted step independelty of the timing in parallel execution of the different steps by the different segment and means for controlling the time period of at least one cycle period of said clock signal supplied to at least one of said segments so that the end of the execution of said instruction by said one segment substantially coincides with the end of the execution of the next instruction by said other segment.