Watch circuit with oscillator gain control

Claim 2

In a watch circuit arrangement having an oscillator, and having a display voltage generator including a voltage multiplier coupled to said oscillator for generating an output voltage which exceeds a given magnitude only after the receipt of a plurality of pulses from said oscillator, the improvement comprising: DC voltage threshold detector means responsive to said output voltage for conditioning said oscillator to have a first gain level when said output voltage does not exceed said given magnitude, and for conditioning said oscillator to have a second gain level, lower than said first gain level, when said output voltage does exceed said given value.

Claim 3

A watch circuit arrangement according to claim 1 wherein said DC voltage threshold detector means comprises: a threshold detector having input and output terminals, said input terminal connected for receiving said output voltage, said threshold detector providing a first level of binary signal at said output terminal when said output voltage does not exceed said given magnitude, and providing a second level of binary control signal at said output terminal when said output voltage does exceed said given magnitude; and oscillator gain control means, including a gain control terminal connected to said output terminal of said DC voltage threshold detector, said oscillator gain control means being responsive to said first level of binary control signal at said gain control terminal for conditioning said oscillator to have said first gain level, and responsive to said second level of binary control signal at said gain control terminal for conditioning said oscillator to have said relatively lower second gain level.

Claim 4

A watch circuit arrangement according to claim 2 wherein said DC voltage threshold detector comprises: first and second FET transistors of the same conductivity type having respective drain, souce, and gate electrodes; first and second terminals for receiving an operating voltage therebetween, the gate electrode of said first FET transistor being connected to said second terminal; means for connecting said first and second FET transistors in series between said input terminal and a circuit node, that means comprising a connection between said input terminal and the source electrode of said second FET transistor, a connection between the drain and gate electrodes of said second transistor to the source electrode of said first transistor and a connection between the drain electrode of said first FET transistor and said circuit node; impedance means for connecting said circuit node to said first terminal; and means for connecting said circuit node to said output terminal.

Claim 5

A watch circuit arrangement according to claim 3 wherein said means for connecting said circuit node to said output terminal comprises an inverter.

Claim 6

A watch circuit arrangement according to claim 4 wherein said impedance means comprises a third FET transistor of opposite conductivity type as said first transistor and having source, gate, and drain electrodes connected to said circuit node, said output terminal, and said first terminal, respectively.

Claim 7

A watch circuit arrangement according to claim 5 wherein said impedance means further includes a capacitor connected between said circuit node and said first terminal.

Claim 8

A watch circuit arrangement according to claim 2 wherein said oscillator comprises: first and second FET transistors of opposite conductivity type having respective drain, source and gate electrodes; means connecting said first and second FET transistors as an oscillator, that means comprising a connection between the respective gate electrodes thereof, a connection between the respective drain electrodes thereof, and feedback means connected between said gate and drain electrodes for conditioning said first and second FET transistors to oscillate; first and second terminals for receiving an operating supply therebetween; first means for connecting the source electrode of said first transistor to said first terminal, that means comprising a first resistor and a third FET transistor of the same conductivity type as said first FET transistor, the drain electrode of said third FET transistor and one end of said first resistor being connected to the source electrode of said first transistor, and the source electrode of said third FET transistor and the other end of said first resistor being connected to said first terminal; second means for connecting the source electrode of said second transistor to said second terminal, that means comprising a second resistor and a fourth FET transistor of the same conductivity type as said second FET transistor, the drain electrode and one end of said second resistor being connected to the source electrode of said second FET transistor, the source electrode of said fourth FET transistor and the other end of said second resistor being connected to said second terminal; and means responsive to said binary control signal at said gain control terminal for selectively conditioning said third and fourth transistors for conduction, that means comprising a connection between said gain control terminal and the gate electrode of said third FET transistor, and an inverter having input and output terminals the input terminal thereof connected to said gain control terminal and the output terminal thereof connected to the gate electrode of said fourth FET transistor.

Claim 9

A watch circuit arrangement comprising: a battery; an oscillator powered by said battery; timekeeping circuitry responsive to said oscillator for providing output signal indication corresponding to the time; a display responsive to said output signal indication of said timekeeping circuitry for displaying said time; a display voltage generator including a voltage multipler coupled to said oscillator for generating an output voltage which exceeds a given magnitude only after the receipt of a plurality of pulses from said oscillator; and a DC voltage threshold detector responsive to said output voltage for conditioning said oscillator to have a first gain level when said output voltage does not exceed said given magnitude, and for conditioning said oscillator to have a second gain level, lower than said first gain level, when said output voltage does exceed said given magnitude.

Claim 10

A watch circuit arrangement comprising: a battery; an oscillator powered by said battery; timekeeping circuitry responsive to said oscillator for providing output signal indication corresponding to the time; a display responsive to said output signal indication of said timekeeping circuitry for displaying said time; a display voltage generator including a voltage multipler coupled to said oscillator for generating an output voltage which exceeds a given magnitude only after the receipt of a plurality of pulses from said oscillator; and a DC voltage threshold detector responsive to said output voltage for conditioning said oscillator to have a first gain level when said output voltage does not exceed said given magnitude, and for conditioning said oscillator to have a second gain level, lower than said first gain level, when said output voltage does exceed said given magnitude.

Claim 11

A watch circuit arrangement according to claim 1 further including a battery for providing a reference voltage of a first magnitude and a liquid crystal display device responsive to said output voltage of a second magnitude for providing a display, wherein the magnitude of said given magnitude is between said first and second magnitudes.

Claim 12

A watch circuit arrangement according to claim 8 wherein said battery provides a reference voltage of a first magnitude, said display is a liquid crystal device responsive to a second magnitude of said output voltage for providing a display and the magnitude of said given magnitude is between said first and second magnitudes.