US4400636A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Threshold voltage tolerant logic
Assignee: International Business Machines Corp
•
Filing: 1980-12-05
•
Granted: 1983-08-23
•
Expires: 2000-12-05
Abstract
Abstract A logic gate is disclosed employing enhancement mode MESFET gallium arsenide devices which do not require the tight process control necessary in the prior art because two such devices are employed in the gate circuit to mutually compensate for the effects of their equal deviation from nominal threshold voltages.
Inventors
- 👤 Thomas L. Andrade
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 10:23
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/003; H03K19/00369; H03K19/00384; H03K19/02; H03K19/08; H03K19/094; H03K19/0956
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
243 words
An integrated circuit logic gate formed on a semiconductor substrate, comprising: a first enhancement mode MESFET device having a threshold voltage deviation from a nominal threshold voltage value and having its source terminal connected to a first logical input and its drain and gate terminals connected to a first node; a first impedance connected between said first node and the first potential forming a current source; a second impedance connected between said first node and a second potential forming a current sink, the resultant voltage at said first node deviating from a nominal first voltage in response to said threshold voltage deviation of said first MESFET device; a second enhancement mode MESFET device formed in close proximity to said first MESFET device and having a threshold voltage deviation from said nominal threshold voltage substantially equal to said threshold voltage deviation of said first MESFET device and having its gate connected to said first node, its source connected to said second potential, and its drain connected to an output terminal for the circuit; a third impedance connected between said output terminal and said first potential for conducting current to said output node, the resultant voltage at said output node being substantially equal to a nominal output voltage in response to said deviation of said voltage at said first node compensating for the effect of said threshold voltage deviation of said second MESFET device; whereby a logical inverter function can be performed by the circuit.
Claim 2
Dependent Claim
243 words
An integrated circuit logic gate formed on a semiconductor substrate, comprising: a first enhancement mode MESFET device having a threshold voltage deviation from a nominal threshold voltage value and having its source terminal connected to a first logical input and its drain and gate terminals connected to a first node; a first impedance connected between said first node and the first potential forming a current source; a second impedance connected between said first node and a second potential forming a current sink, the resultant voltage at said first node deviating from a nominal first voltage in response to said threshold voltage deviation of said first MESFET device; a second enhancement mode MESFET device formed in close proximity to said first MESFET device and having a threshold voltage deviation from said nominal threshold voltage substantially equal to said threshold voltage deviation of said first MESFET device and having its gate connected to said first node, its source connected to said second potential, and its drain connected to an output terminal for the circuit; a third impedance connected between said output terminal and said first potential for conducting current to said output node, the resultant voltage at said output node being substantially equal to a nominal output voltage in response to said deviation of said voltage at said first node compensating for the effect of said threshold voltage deviation of said second MESFET device; whereby a logical inverter function can be performed by the circuit.
Claim 3
Dependent Claim
16 words
The circuit of claim 1, which further comprises: said semiconductor substrate being formed from gallium arsenide.
Claim 4
Dependent Claim
58 words
The circuit of claim 1, which further comprises: a voltage level shifting device connected between said first node and said gate of said second device, for reducing the low state binary voltage applied to said gate of said second MESFET device to substantially the same magnitude as the low state binary voltage applied to said first logical input.
Claim 5
Dependent Claim
50 words
The circuit of claim 1, which further comprises: a third enhancement mode MESFET device formed on said semiconductor substrate, having its source connected to a second logical input and its drain and gate terminals connected to said first node; whereby a NAND logical function can be performed by the circuit.
Claim 6
Dependent Claim
15 words
The circuit of claim 4, which further comprises: said substrate being composed of gallium arsenide.
Claim 7
Dependent Claim
58 words
The circuit of claim 4, which further comprises: a voltage level shifting device connected between said first node and said gate of said second device, for reducing the low state binary voltage applied to said gate of said second MESFET device to substantially the same magnitude as the low state binary voltage applied to said first logical input.
Claim 8
Dependent Claim
73 words
The circuit of claim 1, which further comprises: a first input diode having its anode connected to said source of said first enhancement mode MESFET device, and its cathode connected to said first logical input; a second input diode having its anode connected to said source of said first enhancement mode MESFET device and its cathode connected to a second logical input; whereby a NAND logical function can be performed by the circuit.
Claim 9
Dependent Claim
57 words
The circuit of claim 7, which further comprises: a voltage level shifting device connected between said first node and gate of said second device, for reducing the low state binary voltage applied to said gate of said second MESFET device to substantially the same magnitude as the low state binary voltage applied to said first logical input.
Claim 10
Dependent Claim
40 words
The circuit of claim 8, which further comprises: negative threshold bias circuit connected between said source of said second enhancement mode MESFET device and said second potential, for applying a negative potential to said source of said second MESFET device.
Claim 11
Dependent Claim
28 words
The circuit of claim 9, which further comprises: a current source connected between said output node and said first potential, for applying a current to said output node.
Claim 12
Dependent Claim
38 words
The circuit of claim 9, which further comprises: said negative threshold bias circuit being a diode with a cathode connected to said second potential and an anode connected to said source of said second enhancement mode MESFET device.
Claim 13
Dependent Claim
37 words
The circuit of claim 8, which further comprises: said level shifter being a diode formed in said substrate with an anode connected to said first node and a cathode connected to said gate of said second device.
References Cited (Backward Citations)
US3969632A
Cited
US3703650A
Cited
US3806742A
Cited
US3975649A
Cited
US3970875A
Cited
US4016434A
Cited
US4049980A
Cited
US4142114A
Cited
US4112314A
Cited
US4208595A
Cited
JPS5588380A
Cited
US4300064A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1986-08-22 | 1987-02-21 | 1987-08-23 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1990-08-22 | 1991-02-21 | 1991-08-23 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1994-08-22 | 1995-02-21 | 1995-08-23 | $7700.00 | Window Closed / Lapsed |