US4412098A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Audio signal recognition computer
Assignee: GTE Wireless Inc
•
Filing: 1981-03-30
•
Granted: 1983-10-25
•
Expires: 2001-03-30
Abstract
Abstract A signal encoder and classifier particularly adapted to speech recognition includes a buffer which is independently addressed by a new data writing address system and a buffered data reading system so that writing and reading of data may be accomplished on a time shared basis. This time shared operation permits serial writing and reading of the pattern data without interrupting income signal storage. The reading data address system utilizes stored addresses identifying the beginning and end of the signal patterns for addressing sequential patterns from the buffer.
Inventors
- 👤 Byung H. An
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-23 21:31
CPC Classifications
G; G10; G10L; G10L25/00; G10L25/78; G10L25/87; G10L15/00; G10L15/28; G10L15/285
Claims Analysis
Total Claims: 4
Claim 1
Independent Claim
252 words
Apparatus for identifying signal patterns by comparing plural data elements identifying such patterns with plural data elements identifying a stored reference pattern, comprising: a first buffer storing said plural data elements identifying signal patterns; a second buffer storing said plural data elements identifying a reference pattern; a first register for storing locations in said first buffer at which said plural data elements identifying signal patterns begin; a second register for storing locations in said first buffer at which said plural data elements identifying signal patterns end; first addressing means for writing plural data elements identifying said signal pattens into said first buffer, in sequential order, as said plural data elements are received; means for determining whether said first buffer contains the plural data elements for a complete signal pattern; second addressing means responsive to said determining means for reading plural data elements identifying said signal patterns from said first buffer at a time when the plural data elements for a complete signal pattern are stored in said first buffer, said second addressing means operating in response to the locations stored in said first and second registers, said reading performed on a time shared basis time independently from said writing operation performed by said first addressing means such that the new writing operations do not have to be delayed until previously written data is read and compared with said reference patterns; and means for comparing said plural data elements read by said second addressing means with data elements stored in said second buffer.
Claim 2
Dependent Claim
252 words
Apparatus for identifying signal patterns by comparing plural data elements identifying such patterns with plural data elements identifying a stored reference pattern, comprising: a first buffer storing said plural data elements identifying signal patterns; a second buffer storing said plural data elements identifying a reference pattern; a first register for storing locations in said first buffer at which said plural data elements identifying signal patterns begin; a second register for storing locations in said first buffer at which said plural data elements identifying signal patterns end; first addressing means for writing plural data elements identifying said signal pattens into said first buffer, in sequential order, as said plural data elements are received; means for determining whether said first buffer contains the plural data elements for a complete signal pattern; second addressing means responsive to said determining means for reading plural data elements identifying said signal patterns from said first buffer at a time when the plural data elements for a complete signal pattern are stored in said first buffer, said second addressing means operating in response to the locations stored in said first and second registers, said reading performed on a time shared basis time independently from said writing operation performed by said first addressing means such that the new writing operations do not have to be delayed until previously written data is read and compared with said reference patterns; and means for comparing said plural data elements read by said second addressing means with data elements stored in said second buffer.
Claim 3
Dependent Claim
61 words
Apparatus for identifying signal patterns as defined in claim 1 wherein said second addressing means further comprises: second means for comparing the address of said first buffer at which a data element is being read with said second register; and means responsive to said second comparing means for addressing the data elements of a new signal pattern in said first buffer.
Claim 4
Dependent Claim
40 words
Apparatus for identifying signal patterns as defined in claim 1, additionally comprising: means for returning said first addressing means to the first location in said first buffer when said first addressing means reaches the last location in said first buffer.
References Cited (Backward Citations)
US3236947A
Cited
US3333248A
Cited
US3302185A
Cited
US3351917A
Cited
US3501750A
Cited
US3553651A
Cited
US3536837A
Cited
US3582559A
Cited
US3623015A
Cited
US3816722A
Cited
US3739085A
Cited
US3870817A
Cited
US3755627A
Cited
US3723667A
Cited
US3812291A
Cited
US3881057A
Cited
US4109310A
Cited
US4032710A
Cited
US4105864A
Cited
US4121058A
Cited
FR2393471A1
Cited
FR2394206B1
Cited
US4237343A
Cited
US4227177A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1986-10-24 | 1987-04-25 | 1987-10-25 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1990-10-24 | 1991-04-25 | 1991-10-25 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1994-10-24 | 1995-04-25 | 1995-10-25 | $7700.00 | Window Closed / Lapsed |