← Back to Patent Explorer
US4441932A Expired / Lapsed US ⏱️ 0.0 years remaining

Process for preparing semiconductor device having active base region implanted therein using walled emitter opening and the edge of dielectric isolation zone

Assignee: Mitsubishi Electric Corp
•
Filing: 1982-03-11
•
Granted: 1984-04-10
•
Expires: 2002-03-11
📄 Original PDF 🌐 Google Patents

Abstract

Abstract A process for preparing a semiconductor device having a walled emitter structure covering at least one side surface with a dielectric layer for separation of devices comprises a step of forming a base by implantation of ions with a resist mask for base; a step of forming an emitter by implantation of ions from an emitter-opening part; and a step of formation an active base in a base just below said emitter by implantation of ions from said emitter-opening part.

Inventors

  • 👤 Yoichi Akasaka
  • 👤 Katsuhiro Tsukamoto

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 10:53
CPC Classifications
H; H10; H10P; H10P30/00; H10P30/20; H10P30/21; H10D; H10D10/00; H10D10/01; H10D10/051; H10D62/00; H10D62/10; H10D62/13; H10D62/133; H10D62/17; H10D62/177; H10P30/202; H10P30/204; H10P30/212; H10P76/00; H10P76/20; H10W; H10W10/00; H10W10/01; H10W10/041; H10W10/40

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 203 words
In a method of preparing a semiconductor device having a walled emitter structure covering at least one side surface with a dielectric layer for separation of a plurality of said devices wherein a collector is formed in a substrate by doping through the use of one of thermal diffusion and implantation of ions and wherein a surface oxide layer covering said collector and said substrate is removed with a epitaxial layer being grown on said collector and whereby said layer for separating each of a plurality of said devices is formed by selective oxidation and wherein a collector wall is formed by implantation of phosphorus ions through a first resist mask having an opening for forming said collector wall, the improved method comprising the steps of: forming a base by implantation of ions with a second resist mask with an opening to obtain a base; forming an emitter area by implantation of ions with a third resist mask having an emitter-opening portion and a collector-opening portion; forming an active base just below said emitter by implantation of ions through said emitter-opening portion and an edge of said separating oxide layer through the use of a fourth resist mask which is an over-size mask.
Claim 2
Dependent Claim 203 words
In a method of preparing a semiconductor device having a walled emitter structure covering at least one side surface with a dielectric layer for separation of a plurality of said devices wherein a collector is formed in a substrate by doping through the use of one of thermal diffusion and implantation of ions and wherein a surface oxide layer covering said collector and said substrate is removed with a epitaxial layer being grown on said collector and whereby said layer for separating each of a plurality of said devices is formed by selective oxidation and wherein a collector wall is formed by implantation of phosphorus ions through a first resist mask having an opening for forming said collector wall, the improved method comprising the steps of: forming a base by implantation of ions with a second resist mask with an opening to obtain a base; forming an emitter area by implantation of ions with a third resist mask having an emitter-opening portion and a collector-opening portion; forming an active base just below said emitter by implantation of ions through said emitter-opening portion and an edge of said separating oxide layer through the use of a fourth resist mask which is an over-size mask.

References Cited (Backward Citations)

US4066473A Cited
US4191595A Cited
US4175983A Cited
US4199380A Cited
US4313255A Cited
US4333774A Cited
US4231819A Cited
US4242791A Cited
US4372030A Cited
US4338138A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1987-04-10 1987-10-10 1988-04-10 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1991-04-10 1991-10-10 1992-04-10 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1995-04-10 1995-10-10 1996-04-10 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag