US4454467A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Reference voltage generator
Assignee: Hitachi Ltd
•
Filing: 1982-07-19
•
Granted: 1984-06-12
•
Expires: 2002-07-19
Abstract
Abstract A reference voltage generator includes a first n-channel MISFET which has a p + -type polycrystalline silicon gate electrode, and second and third n-channel MISFETs which have n + -type polycrystalline silicon gate electrodes. The first MISFET has its gate and source coupled in common. The second MISFET has its gate coupled to the drain of the first MISFET, and has its source coupled to an output terminal. The third MISFET is supplied across its gate and source with a voltage which is delivered to the output terminal. First and second bias currents to be supplied to the first and second MISFETs respectively are made levels proportional to the drain current of the third MISFET. As a result, the output voltage of the output terminal is made a level which is substantially in agreement with the difference between the threshold voltages of the first and second MISFETs. The output voltage of this circuit is allowed to exhibit favorable temperature characteristics by properly setting the ratio of the first bias current and the second bias current.
Inventors
- 👤 Jiroh Sakaguchi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 23:53
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/80; H10D84/82; H10D84/83; G; G05; G05F; G05F3/00; G05F3/02; G05F3/08; G05F3/10; G05F3/16; G05F3/20; G05F3/26; G05F3/262; H10D84/83135
Claims Analysis
Total Claims: 19
Claim 1
Independent Claim
199 words
A reference voltage generator comprising: an output terminal; a bias circuit including a first MISFET which is supplied across its gate and source with a voltage between said output terminal and a reference point and which produces a drain - source current of a level corresponding to the voltage supplied across said gate and source; said bias circuit generating first and second bias currents which have levels proportional to the drain - source current of said first MISFET; a second MISFET which has a drain - source path coupled between a first node and said reference point, and a gate coupled to a drain thereof; the drain - source path being supplied with said first bias current; and a third MISFET which has a gate coupled to said first node, a source coupled to said output terminal, and a drain, whose threshold voltage is made a value smaller than that of said second MISFET and whose drain - source path is supplied with said second bias current; whereby a voltage which corresponds to a difference between a threshold voltage of said first MISFET and that of said third MISFET is supplied from said third MISFET to said output terminal.
Claim 2
Dependent Claim
199 words
A reference voltage generator comprising: an output terminal; a bias circuit including a first MISFET which is supplied across its gate and source with a voltage between said output terminal and a reference point and which produces a drain - source current of a level corresponding to the voltage supplied across said gate and source; said bias circuit generating first and second bias currents which have levels proportional to the drain - source current of said first MISFET; a second MISFET which has a drain - source path coupled between a first node and said reference point, and a gate coupled to a drain thereof; the drain - source path being supplied with said first bias current; and a third MISFET which has a gate coupled to said first node, a source coupled to said output terminal, and a drain, whose threshold voltage is made a value smaller than that of said second MISFET and whose drain - source path is supplied with said second bias current; whereby a voltage which corresponds to a difference between a threshold voltage of said first MISFET and that of said third MISFET is supplied from said third MISFET to said output terminal.
Claim 3
Dependent Claim
44 words
A reference voltage generator according to claim 1, wherein a potential difference which is applied across the substrate gate and source of said third MISFET is equalized to a potential difference which is applied across the substrate gate and source of said second MISFET.
Claim 4
Dependent Claim
40 words
A reference voltage generator according to claim 1, wherein said second MISFET and said third MISFET have channel lengths and channel widths equal to each other, and said first bias current has a value greater than said second bias current.
Claim 5
Dependent Claim
35 words
A reference voltage generator according to claim 1, wherein said first MISFET has its drain - source path coupled between said output terminal and said reference point, and has its gate coupled to its drain.
Claim 6
Dependent Claim
35 words
A reference voltage generator according to claim 4, wherein said bias circuit includes a current mirror circuit which is supplied with a drain current of said third MISFET thereby to generate said first bias current.
Claim 7
Dependent Claim
77 words
A reference voltage generator according to claim 5, wherein said current mirror circuit is constructed of a fourth MISFET whose gate and drain are coupled and which has a conductivity type opposite to that of said third MISFET, and a fifth MISFET whose gate is coupled to the gate of said fourth MISFET, whose source is coupled to a source of said fourth MISFET and which has the same conductivity type as that of said fourth MISFET.
Claim 8
Dependent Claim
32 words
A reference voltage generator according to claim 6, further including an additional circuit which makes a source - drain voltage of said fifth MISFET substantially equal to that of said fourth MISFET.
Claim 9
Dependent Claim
106 words
A reference voltage generator according to claim 7, wherein said additional circuit is constructed of a sixth MISFET which has a source - drain path connected between the drain of said fifth MISFET and that of said second MISFET and which has the same conductivity type as that of said fifth MISFET, and a differential amplifier which has a non-inverting input terminal that is supplied with a drain voltage of said fourth MISFET, an inverting input terminal that is supplied with a drain voltage of said fifth MISFET and an output terminal that delivers a voltage to be supplied to a gate of said sixth MISFET.
Claim 10
Dependent Claim
57 words
A reference voltage generator according to claim 4, wherein said bias circuit includes a fourth MISFET whose gate and source are respectively connected to the gate and source of said first MISFET in common, and a current mirror circuit which is supplied with a drain current of said fourth MISFET thereby to generate said first bias current.
Claim 11
Dependent Claim
37 words
A reference voltage generator according to claim 1, wherein said bias circuit includes a current mirror circuit which is supplied with a drain current of said first MISFET thereby to generate said first and second bias currents.
Claim 12
Dependent Claim
111 words
A reference voltage generator according to claim 10, wherein said current mirror circuit is constructed of a fourth MISFET which has a gate and a drain connected to the drain of said first MISFET in common and which has a conductivity type opposite to that of said first MISFET, and fifth and sixth MISFETs whose gates and sources are respectively connected to the gate and source of said fourth MISFET and which have the same conductivity type as that of said fourth MISFET, whereby said first bias current is delivered from the drain of said sixth MISFET, and said second bias current is delivered from the drain of said fifth MISFET.
Claim 13
Dependent Claim
100 words
A reference voltage generator according to claim 11, wherein said current mirror circuit further includes a seventh MISFET which has a gate and a drain connected to the drain of said fifth MISFET in common and which has the same conductivity type as that of said first MISFET, and an eighth MISFET which has a gate and a source respectively connected to the gate and a source of said seventh MISFET in common and which has the same conductivity type as that of said first MISFET, whereby said second bias current is generated at a drain of said eighth MISFET.
Claim 14
Dependent Claim
25 words
A reference voltage generator according to claim 1, wherein said first to third MISFETs are formed on a semiconductor substrate which constructs a CMOS IC.
Claim 15
Dependent Claim
32 words
A reference voltage generator according to claim 12, wherein the gate of said second MISFET and that of said third MISFET are made of materials having work functions different from each other.
Claim 16
Dependent Claim
25 words
A reference voltage generator according to claim 14, wherein the gate of said second MISFET and that of said third MISFET are made of silicon.
Claim 17
Dependent Claim
19 words
A reference voltage generator according to claim 15, wherein said second and third MISFETs are of the n-channel type.
Claim 18
Dependent Claim
30 words
A reference voltage generator according to claim 16, wherein the gate of said second MISFET is of the p-type, while the gate of said third MISFET is of the n-type.
Claim 19
Dependent Claim
35 words
A reference voltage generator according to claim 17, wherein said second and third MISFETs are formed on p-type well regions which are formed in a surface of said semiconductor substrate electrically independently of each other.
References Cited (Backward Citations)
US4068140A
Cited
DE2708022A1
Cited
US4096430A
Cited
JPS54132753A
Cited
GB2044530A
Cited
GB2070820A
Cited
US4347476A
Cited
GB2090442A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1987-06-12 | 1987-12-12 | 1988-06-12 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1991-06-12 | 1991-12-12 | 1992-06-12 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1995-06-12 | 1995-12-12 | 1996-06-12 | $7700.00 | Window Closed / Lapsed |