← Back to Patent Explorer
US4499659A Expired / Lapsed US ⏱️ 0.0 years remaining

Semiconductor structures and manufacturing methods

Assignee: Micron Technology Inc
•
Filing: 1982-10-18
•
Granted: 1985-02-19
•
Expires: 2002-10-18
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A plurality of microwave semiconductor devices is provided by plating a thin conductive layer on a surface of a wafer of semiconductor material, masking selected portions of the thin conductive layer, and plating unmasked portions of the thin conductive layer to form a thicker, apertured support layer with the apertures in the support layer providing a thin contact. After forming the thicker, apertured support layer, substantial portions of the semiconductor material are removed to form the semiconductor devices as a plurality of mesa shaped diodes, with each one of the semiconductor mesa shaped diodes being formed on a corresponding one of the thin contacts, and with the plurality of mesa shaped diodes being mutually supported by the support layer and integrally formed thin contacts. Each contact and the support are selectively etched to pattern portions of the support and thin contacts into a frame. Each frame includes an unetched portion of the support, and a plurality of thin tapered fingers formed from first unetched portions of each contact. The tapered fingers mechanically interconnect a second unetched portion of the thin contact to the frame. Thus, a portion of the support in combination with the plurality of finger portions provides a frame to hold together individual ones of such diodes of each set. A set of diodes with the frame interconnecting such diodes to the support layer is then disposed for bonding into a heat sink surface. The thin contacts of the individual diodes in the set are thermocompression bonded to the heat sink surface, and the frame structure is then mechanically removed leaving the diodes in such set bonded to the heat sink surface.

Inventors

  • 👤 Michael G. Varteresian
  • 👤 S. Robert Steele

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 22:15
CPC Classifications
H; H10; H10W; H10W76/00; H10W76/10; H10W76/12; H10W76/13; H10P; H10P54/00; H10W90/00; Y; Y10; Y10S; Y10S257/00; Y10S257/926

Claims Analysis

Total Claims: 12
Claim 1
Independent Claim 48 words
A method comprising the steps of: supporting at least one semiconductor device over a first surface of a conductive layer; disposing a second opposing surface of the conductive layer on a bonding surface; and bonding portions of the conductive layer underlying the semiconductor device onto the bonding surface.
Claim 2
Independent Claim 48 words
A method comprising the steps of: supporting at least one semiconductor device over a first surface of a conductive layer; disposing a second opposing surface of the conductive layer on a bonding surface; and bonding portions of the conductive layer underlying the semiconductor device onto the bonding surface.
Claim 3
Dependent Claim 35 words
The method as recited in claim 1 further comprising the steps of: etching selected portions adjacent to the underlying portions of the common conductive layer to provide a frame structure; and removing the frame structure.
Claim 4
Independent Claim 61 words
A method comprising the steps of: forming a plurality of semiconductor elements over a first surface of a common conductive layer; disposing the second opposing surface of the common conductive layer on a bonding surface; bonding the portion of the common conductive layer underlying each semiconductor element onto the bonding surface; and removing remaining unbonded portions of the common conductive layer.
Claim 5
Independent Claim 61 words
A method comprising the steps of: forming a plurality of semiconductor elements over a first surface of a common conductive layer; disposing the second opposing surface of the common conductive layer on a bonding surface; bonding the portion of the common conductive layer underlying each semiconductor element onto the bonding surface; and removing remaining unbonded portions of the common conductive layer.
Claim 6
Dependent Claim 38 words
The method as recited in claim 3 further comprising the steps of: etching the common conductive layer to provide a frame structure from the common conductive layer; and wherein during the removing step the frame structure is removed.
Claim 7
Independent Claim 100 words
A method comprising the steps of: forming a semiconductor device disposed over a first surface of a plated conductive layer, said device and a second opposite surface of said conductive layer being supported by a plated apertured support layer; masking portions of the plated conductive layer and the support layer; etching unmasked portions of the conductive layer to provide at least one finger portion from such conductive layer said finger portion being disposed between masked portions of the conductive layer and such support layer; and removing the apertured support layer and portions of the unetched portions of the conductive layer.
Claim 8
Independent Claim 100 words
A method comprising the steps of: forming a semiconductor device disposed over a first surface of a plated conductive layer, said device and a second opposite surface of said conductive layer being supported by a plated apertured support layer; masking portions of the plated conductive layer and the support layer; etching unmasked portions of the conductive layer to provide at least one finger portion from such conductive layer said finger portion being disposed between masked portions of the conductive layer and such support layer; and removing the apertured support layer and portions of the unetched portions of the conductive layer.
Claim 9
Independent Claim 93 words
A method of forming a web-shaped frame structure for holding together at least one semiconductor element comprising the steps of: supporting at least one semiconductor device over a first region of a support layer; masking selected portions of said first region of the support layer; and etching unmasked portions of said first region of said support layer to provide at least one portion of such support layer integrally formed between a second region of such support layer and unetched portions of the first region of such support layer to provide the web-shaped frame.
Claim 10
Independent Claim 93 words
A method of forming a web-shaped frame structure for holding together at least one semiconductor element comprising the steps of: supporting at least one semiconductor device over a first region of a support layer; masking selected portions of said first region of the support layer; and etching unmasked portions of said first region of said support layer to provide at least one portion of such support layer integrally formed between a second region of such support layer and unetched portions of the first region of such support layer to provide the web-shaped frame.
Claim 11
Independent Claim 68 words
A method of holding a plurality of semiconductor elements having a conductive layer integrally formed with a support comprising the step of: etching selected portions of said conductive layer to provide a first region of said conductive layer disposed over a surface of said semiconductor elements and a second region of said conductive layer comprising a plurality of finger portions integrally formed between such first region and support.
Claim 12
Independent Claim 68 words
A method of holding a plurality of semiconductor elements having a conductive layer integrally formed with a support comprising the step of: etching selected portions of said conductive layer to provide a first region of said conductive layer disposed over a surface of said semiconductor elements and a second region of said conductive layer comprising a plurality of finger portions integrally formed between such first region and support.

References Cited (Backward Citations)

US3716429A Cited
US3902936A Cited
US3902095A Cited
US3956820A Cited
US4197551A Cited
US4319265A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1988-02-19 1988-08-20 1989-02-19 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1992-02-19 1992-08-20 1993-02-19 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1996-02-19 1996-08-20 1997-02-19 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag