US4514847A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Key storage error processing system
Assignee: Fujitsu Ltd
•
Filing: 1982-09-20
•
Granted: 1985-04-30
•
Expires: 2002-09-20
Abstract
Abstract In a system which is provided with a key storage having stored therein main storage keys respectively corresponding to pages into which a main storage is split, each main storage key having at least a reference bit indicating whether the corresponding page is being accessed and a change bit indicating whether information has been written in the page, and in which a parity bit is added to each of the reference bits and the change bits to form the main storage key. There are provided a detecting device for detecting a parity error in a pair of the reference bit and the parity bit and a pair of the change bit and the parity bit when the main storage key is read out, and a device for rewriting the main storage key after setting the reference bit to a "1" indicating the corresponding page is being accessed and adding a new parity bit "0" to the reference bit when a parity error is detected by the detecting device in the pair of the reference bit and the parity bit and after setting the change bit to a "1" indicating a write in the corresponding page and adding an new parity bit "0" to the change bit when a parity error is detected in the pair of the change bit and the parity bit, thereby controlling the saving of the pages of the main storage into external storage.
Inventors
- 👤 Terutaka Tateishi
- 👤 Kazuyuki Shimizu
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 12:06
CPC Classifications
G; G06; G06F; G06F3/00; G06F12/00; G06F12/14; G06F12/1458; G06F12/1466; G06F11/00; G06F11/07; G06F11/08; G06F11/10; G06F11/1008; G06F11/1076; G06F12/02; G06F12/08; G06F12/12; G06F12/121; G06F12/126; G06F2212/00; G06F2212/10; G06F2212/1032
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
240 words
A key storage error processing system for a system which is provided with a key storage having stored therein main storage keys respectively corresponding to pages into which a main storage is split, each main storage key having at least a reference bit indicating whether the corresponding page is being accessed and a change bit indicating whether information has been written into the page, and in which a parity bit is added to each of the reference bit and the change bit to form the main storage key, said system comprising: detecting means, operatively connected to the key storage, for detecting a parity error in a pair of the reference bit and the parity bit and a pair of the change bit and the parity bit when the main storage key is read out; and means, operatively connected to the key storage and said detecting means, for rewriting the main storage key after setting the reference bit to a state indicating access to the corresponding page and adding a new parity bit to the reference bit when a parity error is detected by the detecting means in the pair of the reference bit and the parity bit and after setting the change bit to a state indicating the write in the corresponding page and adding a new parity bit to the change bit when a parity error is detected in the pair of the change bit and the parity bit.
Claim 2
Dependent Claim
240 words
A key storage error processing system for a system which is provided with a key storage having stored therein main storage keys respectively corresponding to pages into which a main storage is split, each main storage key having at least a reference bit indicating whether the corresponding page is being accessed and a change bit indicating whether information has been written into the page, and in which a parity bit is added to each of the reference bit and the change bit to form the main storage key, said system comprising: detecting means, operatively connected to the key storage, for detecting a parity error in a pair of the reference bit and the parity bit and a pair of the change bit and the parity bit when the main storage key is read out; and means, operatively connected to the key storage and said detecting means, for rewriting the main storage key after setting the reference bit to a state indicating access to the corresponding page and adding a new parity bit to the reference bit when a parity error is detected by the detecting means in the pair of the reference bit and the parity bit and after setting the change bit to a state indicating the write in the corresponding page and adding a new parity bit to the change bit when a parity error is detected in the pair of the change bit and the parity bit.
Claim 3
Dependent Claim
109 words
A key storage error processing system according to claim 1, wherein said detecting means generates an error detection signal when a parity error is detected, and wherein said means for rewriting comprises: a write control circuit, operatively connected to said detecting means and the key storage, which is started by the error detection signal when the parity error is detected by the detecting means; and a selector, operatively connected to said detecting means, for applying to the key storage the reference bit or the change bit and the new parity bit after setting the former to "1" and the latter to "0" in dependence upon the error detection signal.
Claim 4
Dependent Claim
93 words
A key storage error processing system according to claim 2, wherein said means for rewriting further comprises: a first OR gate having an input operatively connected to said detecting means and an output operatively connected to said write control circuit; a write data register operatively connected to said selector and the key storage; a read data register operatively connected to the key storage and said detecting means; and a second OR gate having a first input operatively connected to said detecting means and a second input operatively connected to said read data register.
Claim 5
Dependent Claim
44 words
A key storage error processing system according to claim 3, wherein said detecting means comprises an exclusive NOR gate having an input operatively connected to said read data register, and an output operatively connected to said first and second OR gates and said selector.
References Cited (Backward Citations)
US4053752A
Cited
US4020459A
Cited
US4146099A
Cited
US4103823A
Cited
US4084236A
Cited
US4092713A
Cited
EP0010123A2
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1988-04-29 | 1988-10-29 | 1989-04-30 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1992-04-29 | 1992-10-29 | 1993-04-30 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1996-04-29 | 1996-10-29 | 1997-04-30 | $7700.00 | Window Closed / Lapsed |