← Back to Patent Explorer
US4539677A Expired / Lapsed US ⏱️ 0.0 years remaining

Multiple access data communication system

Assignee: International Business Machines Corp
•
Filing: 1983-07-28
•
Granted: 1985-09-03
•
Expires: 2003-07-28
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In this data communication system, stations linked to a single line bus exchange information in a bit-serial asynchronous format in which transitions between stop and start signals mark beginnings of information bytes. The stations use a modified CSMA/CD protocol (carrier sense multiple access with collision detection) to obtain sending access to the bus. During information transfers, durations of stop signals are less than a predetermined limiting time length, but long enough to allow general purpose processing equipment at a station to participate directly in the real time process of information reception, thereby avoiding the need for having complex and costly adapting equipment interface between the bus and such processing equipment. When any transmission concludes, the bus remains at the stop signalling level. By conditioning detection of bus availability on timeouts conducted while the bus is in this condition, stations then ready to transmit avoid interfering with on-going transmissions. After timing out, any station may begin transmitting. At this same time, all stations monitor the bus receptively. If a station not currently sending detects a start-stop transition, its processor is interrupted and directly examines the following information byte signals. If a sending station detects a transition, its processor acts to sense for bus collision by comparing the byte last transmitted with the byte last received from the bus. If collision is detected, the sending process is aborted and the timeout process for detecting bus availability is repeated. If collision is not detected, the sending process continues.

Inventors

  • 👤 Yuan-Chang Lo

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-24 00:50
CPC Classifications
H; H04; H04L; H04L12/00; H04L12/28; H04L12/40; H04L12/407; H04L12/413

Claims Analysis

Total Claims: 13
Claim 1
Independent Claim 234 words
A method of transmitting multi-byte information messages between transceivers linked in a multiple access mode to a common bus, each transceiver interfacing between the bus and a respective user device, each device containing a general purpose computer adapted for multiple applications, comprising: transmitting digital signals representing a said message from any one of said user devices through a respective one of said transceivers to said bus, said signals being arranged in a bit-serial asynchronous baseband form, said signals containing groups of first signals representing information bytes, each such byte group preceded by a respective group of second signals defining the beginning of the respective byte group, each said second group consisting of paired stop and start signal elements; the stop and start elements in each pair having different amplitude levels providing a transition on said bus which forms a time reference for reception of the bits in the following byte group; receiving and temporarily storing said byte groups one at a time at transceivers connected to other said user devices; and timing durations of stop signals in said second groups to allow sufficient time between receptions of consecutive byte groups at said other devices to permit respective computers of said other devices to be interrupted and perform real time processing operations relative to each received byte group while a next byte group is being received, as required for handling reception of the respective message.
Claim 2
Independent Claim 234 words
A method of transmitting multi-byte information messages between transceivers linked in a multiple access mode to a common bus, each transceiver interfacing between the bus and a respective user device, each device containing a general purpose computer adapted for multiple applications, comprising: transmitting digital signals representing a said message from any one of said user devices through a respective one of said transceivers to said bus, said signals being arranged in a bit-serial asynchronous baseband form, said signals containing groups of first signals representing information bytes, each such byte group preceded by a respective group of second signals defining the beginning of the respective byte group, each said second group consisting of paired stop and start signal elements; the stop and start elements in each pair having different amplitude levels providing a transition on said bus which forms a time reference for reception of the bits in the following byte group; receiving and temporarily storing said byte groups one at a time at transceivers connected to other said user devices; and timing durations of stop signals in said second groups to allow sufficient time between receptions of consecutive byte groups at said other devices to permit respective computers of said other devices to be interrupted and perform real time processing operations relative to each received byte group while a next byte group is being received, as required for handling reception of the respective message.
Claim 3
Dependent Claim 148 words
The method of transmitting information in accordance with claim 1 comprising: restricting durations of stop signals sent by said any one user device in association with information to be less than a predetermined limiting length of time; conditioning said bus to manifest a stop signal level continuously after said any one user device finishes transmitting respective information; at each of said user devices timing out durations of stop signals manifested on said bus for distinguishing periods when a stop signal persists for a length of time longer than said limiting length; activating a bus available indication at any device detecting persistence of said stop signal continuously for a length of time exceeding said limiting length; and enabling any user device and transceiver which are ready to send information signals to begin transmitting respective information when and only when the respective bus available indication of that device is active.
Claim 4
Dependent Claim 28 words
The method in accordance with claim 2 including: varying said limiting time to adapt devices in different communication networks to perform different processing functions ancillary to byte transfers.
Claim 5
Dependent Claim 75 words
The method of claim 2 comprising: setting different limiting time conditions at different said devices for causing the respective bus available indications at said devices to be activated at different times, whereby the times at which the bus becomes accessible to said devices are effectively staggered; and deactivating an active bus available indication at any device if that device has not initiated transmission of information within a predetermined time after activation of its respective indication.
Claim 6
Dependent Claim 34 words
The method of claim 1 wherein the logical operations performed by said user computers at said other devices include: calculating a cumulative check residue factor for bytes successively transmitted by said any one device.
Claim 7
Dependent Claim 51 words
The method of claim 5 wherein said factor is a cyclic redundancy check residue whose final value should correspond to a last byte sent by said any one device if all of the bytes sent by said any one device have been correctly transmitted to and received by said other device.
Claim 8
Dependent Claim 14 words
The method of claim 5 wherein said check factor is a parity check residue.
Claim 9
Dependent Claim 20 words
The method of claim 1 wherein the operations performed by said user computers include: monitoring the respective transceivers for faults.
Claim 10
Dependent Claim 236 words
In a data communication system for transferring signals constituting variable length data packets bit serially over a bus between a plurality of transceivers having multiple access passively tapped connections to said bus, each packet containing a plurality of bytes, each transceiver interfacing between the bus and a respective user device which device contains a general purpose computer, "primitive" transceiver apparatus for conducting said packet transfers with buffer storage capacity only sufficient for storing one incoming or outgoing byte at a time, said apparatus comprising: means for transferring data byte signals from said device to said bus in a bit-serial baseband asynchronous form; each group of bit signals which form a byte signal being preceded by a pair of oppositely directed stop and start signals whose transition forms a reference time for reception of the bits in that group; the durations of said stop signals being tailored to functional characteristics of the associated user device computer; timing means receivably coupled to said bus for timing intervals during which the signal amplitude on the bus is that associated with stop signal transmission, said timing means activating an associated bus available indication when said amplitude persists continuously for a predetermined limit time longer than the time allotted for transmission of one byte signal and an associated pair of stop-start signals; and means for applying the bus available indication to the user device for enabling that device to initiate transmission.
Claim 11
Dependent Claim 236 words
In a data communication system for transferring signals constituting variable length data packets bit serially over a bus between a plurality of transceivers having multiple access passively tapped connections to said bus, each packet containing a plurality of bytes, each transceiver interfacing between the bus and a respective user device which device contains a general purpose computer, "primitive" transceiver apparatus for conducting said packet transfers with buffer storage capacity only sufficient for storing one incoming or outgoing byte at a time, said apparatus comprising: means for transferring data byte signals from said device to said bus in a bit-serial baseband asynchronous form; each group of bit signals which form a byte signal being preceded by a pair of oppositely directed stop and start signals whose transition forms a reference time for reception of the bits in that group; the durations of said stop signals being tailored to functional characteristics of the associated user device computer; timing means receivably coupled to said bus for timing intervals during which the signal amplitude on the bus is that associated with stop signal transmission, said timing means activating an associated bus available indication when said amplitude persists continuously for a predetermined limit time longer than the time allotted for transmission of one byte signal and an associated pair of stop-start signals; and means for applying the bus available indication to the user device for enabling that device to initiate transmission.
Claim 12
Dependent Claim 22 words
Transceiver apparatus in accordance with claim 9 comprising: means coupled to said timing means for permitting said limit time to be varied.
Claim 13
Dependent Claim 42 words
Transceiver apparatus in accordance with claim 10 wherein said timing means comprises a programmable counter, and said means permitting varying of said limit time comprises means for applying variable digital signals to said counter for varying an overflow threshold of said counter.

References Cited (Backward Citations)

US3752932A Cited
US4210777A Cited
US4445193A Cited
US4412326A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1988-09-02 1989-03-04 1989-09-03 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1992-09-02 1993-03-04 1993-09-03 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1996-09-02 1997-03-04 1997-09-03 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag