Patent US4919536A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4563805A Expired / Lapsed US ⏱️ 0.0 years remaining

Manufacture of MOSFET with metal silicide contact

Assignee: STC PLC
•
Filing: 1985-06-24
•
Granted: 1986-01-14
•
Expires: 2005-06-24
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Polysilicon elements of integrated circuits, for example gates (24) or interconnects, are provided with metallic silicide layers (26) in order to take advantage of the lower resistivity thereof. The polysilicon elements are defined on an oxide layer (23) disposed on a silicon substrate (20) before polysilicon metallization. After polysilicon metallization the metal and polysilicon are caused to interdiffuse to form silicide layers (26) covering the polysilicon elements (24).

Inventors

  • 👤 Peter D. Scovell
  • 👤 Paul J. Rosser
  • 👤 Gary J. Tomkins

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-28 13:54
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/0223; H10D64/00; H10D64/01; H10D64/013; H10D64/01302; H10D64/01304; H10D64/01322

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 173 words
In a method of manufacturing an MOS semiconductor device which includes the two steps of providing a polysilicon gate element by etching a polysilicon layer disposed on an oxide layer which is itself disposed on a silicon substrate and of subsequently oxidizing the thus processed silicon substrate, said source and drain regions being disposed under said oxide layer and aligned with said gate element, the improvement consisting of performing the following additional steps between the above said two steps, said additional steps consisting of depositing a metal layer to extend over the entire exposed surface of the polysilicon gate element including side wall portions thereof and over the portions of the oxide layer exposed by said polysilicon etching step, performing an annealing step in which the metal and the polysilicon are caused to interdiffuse over said entire polysilicon gate element surface whereby to form a metallic silicide layer which extends up to said oxide layer at least at said side wall portions, and removing by etching the unreacted metal on the oxide layer.
Claim 2
Dependent Claim 173 words
In a method of manufacturing an MOS semiconductor device which includes the two steps of providing a polysilicon gate element by etching a polysilicon layer disposed on an oxide layer which is itself disposed on a silicon substrate and of subsequently oxidizing the thus processed silicon substrate, said source and drain regions being disposed under said oxide layer and aligned with said gate element, the improvement consisting of performing the following additional steps between the above said two steps, said additional steps consisting of depositing a metal layer to extend over the entire exposed surface of the polysilicon gate element including side wall portions thereof and over the portions of the oxide layer exposed by said polysilicon etching step, performing an annealing step in which the metal and the polysilicon are caused to interdiffuse over said entire polysilicon gate element surface whereby to form a metallic silicide layer which extends up to said oxide layer at least at said side wall portions, and removing by etching the unreacted metal on the oxide layer.
Claim 3
Dependent Claim 12 words
A method as claimed in claim 1, wherein the metal is titanium.
Claim 4
Dependent Claim 19 words
A method as claimed in claim 1, wherein said interdiffusion is achieved by pulse annealing in an inert atmosphere.
Claim 5
Dependent Claim 17 words
A method as claimed in claim 1, wherein said interdiffusion is achieved by pulse annealing in nitrogen.

References Cited (Backward Citations)

US3617824A Cited
US4319395A Cited
GB2062959A Cited
US4432133A Cited
US4415383A Cited
US4521952A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1989-01-13 1989-07-15 1990-01-14 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1993-01-13 1993-07-15 1994-01-14 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1997-01-13 1997-07-15 1998-01-14 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag