← Back to Patent Explorer
US4577390A Expired / Lapsed US ⏱️ 0.0 years remaining

Fabrication of polysilicon to polysilicon capacitors with a composite dielectric layer

Assignee: Texas Instruments Inc
•
Filing: 1983-02-23
•
Granted: 1986-03-25
•
Expires: 2003-02-23
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The present invention teaches a new method for formation of thin dielectrics over polysilicon. This technique permits the fabrication of polysilicon to polysilicon capacitors with high specific capacitance (per unit area). This technique is completely compatible with standard MOS dual polysilicon regrown gate oxide processes. The high value of specific capacitance is achieved by using a composite dielectric which has high dielectric integrity and whose thickness is completely independent of the formation of the regular gate oxide under the second polysilicon layer. No extra mask steps are required. The composite dielectric is formed as a grown or deposited oxide followed by deposited nitride which is then reoxidized. Optionally, a second oxide is deposited before reoxidation forms.

Inventors

  • 👤 Roger A. Haken

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-28 10:41
CPC Classifications
H; H10; H10D; H10D1/00; H10D1/60; H10D1/68; H10P; H10P14/00; H10P14/60; H10P14/63; H10P14/6326; H10P14/6328; Y; Y10; Y10S; Y10S438/00; Y10S438/954

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 141 words
A method for fabricating a composite dielectric layer over a first conductive layer in an integrated circuit fabrication, comprising the steps of: providing a substrate; providing a first conductive layer over said substrate, said first conductive layer being polycrystalline and comprising doped silicon; forming a silicon dioxide layer over said first conductive layer; forming a silicon nitride layer over said silicon dioxide layer; forming a bottom capacitor plate by selectively clearing areas of said silicon substrate where a plurality of transistors are to be formed; oxidizing said cleared areas of said silicon to form a plurality of gate oxides, and simultaneously partially oxidizing said nitride layer, whereby a composite oxide/nitride/oxide dielectric is provided over said first conductive layer; and depositing a second conductive layer selectively over said locations of said plurality of transistors and over portions of said first conductive layer.
Claim 2
Independent Claim 141 words
A method for fabricating a composite dielectric layer over a first conductive layer in an integrated circuit fabrication, comprising the steps of: providing a substrate; providing a first conductive layer over said substrate, said first conductive layer being polycrystalline and comprising doped silicon; forming a silicon dioxide layer over said first conductive layer; forming a silicon nitride layer over said silicon dioxide layer; forming a bottom capacitor plate by selectively clearing areas of said silicon substrate where a plurality of transistors are to be formed; oxidizing said cleared areas of said silicon to form a plurality of gate oxides, and simultaneously partially oxidizing said nitride layer, whereby a composite oxide/nitride/oxide dielectric is provided over said first conductive layer; and depositing a second conductive layer selectively over said locations of said plurality of transistors and over portions of said first conductive layer.
Claim 3
Dependent Claim 27 words
The process of claim 1, wherein said formation of said first oxide over said first conductive layer comprises growth of said oxide by oxidation of said polysilicon.
Claim 4
Dependent Claim 13 words
The process of claim 2, wherein said second conductive layer comprises doped polysilicon.
Claim 5
Dependent Claim 13 words
The process of claim 1, wherein said second conductive layer comprises doped polysilicon.
Claim 6
Dependent Claim 34 words
The process of claim 1, wherein said dielectric is formed with thickness which is preselected independently of the thickness to which said gate oxides are grown, whereby sad dielectric retains approximately said preselected thickness.
Claim 7
Dependent Claim 35 words
The process of claim 1, wherein said oxide formation and said nitride formation steps are performed as a single furnace operation in a furnace of a constant temperature without removing said substrate from said furnace.
Claim 8
Dependent Claim 38 words
The process of claim 1, wherein said oxide and nitride formation steps and said oxidation steps are performed in a single furnace operation in a furnace held at a constant temperature without removing said substrate from said furnace.

References Cited (Backward Citations)

US4270262A Cited
US4426764A Cited
US4490900A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1989-03-24 1989-09-23 1990-03-25 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1993-03-24 1993-09-23 1994-03-25 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1997-03-24 1997-09-23 1998-03-25 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag