← Back to Patent Explorer
US4580288A Expired / Lapsed US ⏱️ 0.0 years remaining

Receiver input circuit

Assignee: TELFUNKEN ELECTRONIC THERESIENSTR 2 D-7100 HEILBRONN GERMANY GmbH
•
Filing: 1983-03-22
•
Granted: 1986-04-01
•
Expires: 2003-03-22
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A receiver input circuit comprising a control loop for amplification control, wherein the control signal for the control loop is derived from the intermediate frequency signal and supplied to the part of the circuit preceding the mixer stage. The receiver input circuit furthermore comprises a second amplification control loop whose control signal is taken out prior to the mixer stage, and a third amplification control loop whose response threshold and frequency band width are lower than the response threshold and frequency band width of the first and second control circuits.

Inventors

  • 👤 Heinz Rinderle

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-27 22:02
CPC Classifications
H; H03; H03G; H03G3/00; H03G3/20; H03G3/30; H03G3/3052; H03G3/3057

Claims Analysis

Total Claims: 20
Claim 1
Independent Claim 188 words
A receiver comprising an input circuit defining a signal processing path having an input end for receiving a signal and an output end and including, in series between said input end and said output end, an input network having a controllable gain for controlling the amplitude of the received signal, a mixer stage for deriving an intermediate frequency signal from the signal provided by said input network, a tunable network, for signal preselection, connected between said input network and said mixer stage, a preamplifier stage between said tunable network and said input network, and an intermediate frequency selective filter having an input connected directly to said mixer stage, said input circuit further comprising a first amplification control circuit connected to derive a first control signal from the intermediate frequency signal at said input of said intermediate frequency selective filter, a second amplification control circuit connected to derive a second control signal from the output of said preamplifier stage, and means connected for supplying the first and second control signals to said input network for varying the gain of said input network inversely with variations in either control signal.
Claim 2
Dependent Claim 188 words
A receiver comprising an input circuit defining a signal processing path having an input end for receiving a signal and an output end and including, in series between said input end and said output end, an input network having a controllable gain for controlling the amplitude of the received signal, a mixer stage for deriving an intermediate frequency signal from the signal provided by said input network, a tunable network, for signal preselection, connected between said input network and said mixer stage, a preamplifier stage between said tunable network and said input network, and an intermediate frequency selective filter having an input connected directly to said mixer stage, said input circuit further comprising a first amplification control circuit connected to derive a first control signal from the intermediate frequency signal at said input of said intermediate frequency selective filter, a second amplification control circuit connected to derive a second control signal from the output of said preamplifier stage, and means connected for supplying the first and second control signals to said input network for varying the gain of said input network inversely with variations in either control signal.
Claim 3
Dependent Claim 36 words
A receiver as defined in claim 1, wherein said input circuit comprises components which are in danger of being overloaded and the input network is positioned in the signal processing path in front of said components.
Claim 4
Dependent Claim 21 words
A receiver as defined in claim 1, wherein said first and second amplification control circuits have respectively different signal response thresholds.
Claim 5
Dependent Claim 21 words
A receiver as defined in claim 1, wherein the control circuits have different frequency band widths at which they are effective.
Claim 6
Dependent Claim 29 words
A receiver as defined in claim 1, wherein the frequency band width of the second control circuit is larger than the frequency band width of the first control circuit.
Claim 7
Dependent Claim 27 words
A receiver as defined in claim 3, wherein the response threshold of the second control circuit is higher than the response threshold of the first control circuit.
Claim 8
Dependent Claim 19 words
A receiver as defined in claim 1, wherein PIN diodes (3d) are provided for the controlling of the amplification.
Claim 9
Dependent Claim 26 words
A receiver as defined in claim 7, wherein the controlling current for the PIN diodes is derived from the operating current of said preamplifier stage (4).
Claim 10
Dependent Claim 23 words
A receiver as defined in claim 1, wherein said preamplifier stage comprises an amplifier component constituted by a transistor (4b) in grounded-base circuit.
Claim 11
Dependent Claim 44 words
A reciever as defined in claim 1, wherein said first and second control circuits each comprise a respective rectifier circuit (8, 9) of such configuration as to, as far as possible, not cause any signal distortions in the signal path of the input circuit.
Claim 12
Dependent Claim 23 words
A receiver as defined in claim 1, wherein said tunable network comprises tunable resonant circuits containing varactor diodes for tuning said resonant circuits.
Claim 13
Dependent Claim 27 words
A receiver as defined in claim 11 wherein said tunable network further comprsies voltage dividers connected to said tunable resonant circuits for aligning said tunable resonant circuits.
Claim 14
Dependent Claim 38 words
A receiver as defined in claim 11 wherein said tunable network further comprises a tuning voltage generator and a voltage source and each of said voltage dividers is connected between said tuning voltage generator and said voltage source.
Claim 15
Dependent Claim 43 words
A receiver as defined in claim 13 wherein each of said tunable resonant circuits is tunable in response to a tuning voltage having a selected minimum value, and said voltage source is arranged to produce a voltage identical to the selected minimum value.
Claim 16
Dependent Claim 28 words
A receiver as defined in claim 1 wherein said tunable network comprises two tunable resonant circuits and a twin varacter diode connected for tuning said tunable resonant circuits.
Claim 17
Dependent Claim 220 words
A receiver comprising an input circuit defining a signal processing path having an input end for receiving a signal and an output end and including, in series between said input end and said output end, an input network having a controllable gain for controlling the amplitude of the received signal, and a mixer stage for deriving an intermediate frequency signal from the signal provided by said input network, said input circuit further comprising a first amplification control circuit connected to derive a first control signal from the intermediate frequency signal from said mixer stage, a second amplification control circuit connected to derive a second control signal from a point in said signal processing path proceding said mixer stage, and means connected for supplying the first and second control signals to said input network for varying the gain of said input network inversely with variations in either control signal, wherein said gain varying means comprise means for causing said first and second control signals to act on said input network with a first time constant when said control signals vary in a direction to increase the gain of said input network and with a second time constant which is shorter than the first time constant when said control signals vary in a direction to reduce the gain of said input network.
Claim 18
Dependent Claim 220 words
A receiver comprising an input circuit defining a signal processing path having an input end for receiving a signal and an output end and including, in series between said input end and said output end, an input network having a controllable gain for controlling the amplitude of the received signal, and a mixer stage for deriving an intermediate frequency signal from the signal provided by said input network, said input circuit further comprising a first amplification control circuit connected to derive a first control signal from the intermediate frequency signal from said mixer stage, a second amplification control circuit connected to derive a second control signal from a point in said signal processing path proceding said mixer stage, and means connected for supplying the first and second control signals to said input network for varying the gain of said input network inversely with variations in either control signal, wherein said gain varying means comprise means for causing said first and second control signals to act on said input network with a first time constant when said control signals vary in a direction to increase the gain of said input network and with a second time constant which is shorter than the first time constant when said control signals vary in a direction to reduce the gain of said input network.
Claim 19
Dependent Claim 199 words
A receiver comprising an input circuit defining a signal processing path having an input end for receiving a signal and an output end and including, in series between said input end and said output end, an input network having a controllable gain for controlling the amplitude of the received signal, and a mixer stage for deriving an intermediate frequency signal from the signal provided by said input network, said input circuit further comprising a first amplification control circuit connected to derive a first control signal from the intermediate frequency signal from said mixer stage, a second amplification control circuit connected to derive a second control signal from a point in said signal processing path preceding said mixer stage, and means connected for supplying the first and second control signals to said input network for varying the gain of said input network inversely with variations in either control signal, wherein said preamplifier stage comprises an amplifier component constituted by a transistor in grounded-base circuit, and a reactance network comprising PIN diodes operatively associated with said transistor for increasing the source impedance of said transistor when the control signals vary in a direction to reduce the gain of said input network.
Claim 20
Dependent Claim 199 words
A receiver comprising an input circuit defining a signal processing path having an input end for receiving a signal and an output end and including, in series between said input end and said output end, an input network having a controllable gain for controlling the amplitude of the received signal, and a mixer stage for deriving an intermediate frequency signal from the signal provided by said input network, said input circuit further comprising a first amplification control circuit connected to derive a first control signal from the intermediate frequency signal from said mixer stage, a second amplification control circuit connected to derive a second control signal from a point in said signal processing path preceding said mixer stage, and means connected for supplying the first and second control signals to said input network for varying the gain of said input network inversely with variations in either control signal, wherein said preamplifier stage comprises an amplifier component constituted by a transistor in grounded-base circuit, and a reactance network comprising PIN diodes operatively associated with said transistor for increasing the source impedance of said transistor when the control signals vary in a direction to reduce the gain of said input network.

References Cited (Backward Citations)

DE673988C Cited
US2112279A Cited
US3619786A Cited
US3611154A Cited
US3895299A Cited
DE2543853A1 Cited
US4030035A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1989-03-31 1989-09-30 1990-04-01 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1993-03-31 1993-09-30 1994-04-01 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1997-03-31 1997-09-30 1998-04-01 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag