← Back to Patent Explorer
US4582975A Expired / Lapsed US ⏱️ 0.0 years remaining

Circuit chip

Assignee: Atmel Corp
•
Filing: 1984-12-10
•
Granted: 1986-04-15
•
Expires: 2004-12-10
📄 Original PDF 🌐 Google Patents

Abstract

Abstract Disclosed is a method for removing a hybrid or integrated circuit chip soldered to a support structure. An electrical energy source is applied to the hybrid circuit chip for raising the temperature of the circuit chip sufficiently so as to melt the solderable material which interconnects the chip to the support structure. When the solderable material is melted, the circuit chip may then be removed from the support structure.

Inventors

  • 👤 James M. Daughton

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-02 03:44
CPC Classifications
H; H10; H10W; H10W90/00; H10W40/00; H10W40/10; H10W72/00; H10W72/071; H05; H05K; H05K3/00; H05K3/30; H05K3/32; H05K3/34; H05K3/3494; H10W72/072; H10W72/07231; H10W72/07236; H10W72/20; H10W72/251; H10W72/252; H10W90/701; H10W90/721; H10W90/724

Claims Analysis

Total Claims: 10
Claim 1
Independent Claim 122 words
A method for removing an electrical circuit chip wherein electrical circuit components are provided therewith, wherein said circuit chip includes bonding pads electrically connected to selected ones of said circuit components, wherein said pads are positioned on one side of said chip and adapted to be soldered with a solderable material to corresponding bonding pads of a support structure, the method comprising the steps of: electrically connecting an electrical energization source to a resistive heating means integral with said circuit chip, and establishing a current flow through said resistive means capable of raising the temperature of said electrical circuit chip bonding pads, by heat conduction through said chip, sufficient to melt said solderable material; separating said circuit chip from said support structure.
Claim 2
Independent Claim 122 words
A method for removing an electrical circuit chip wherein electrical circuit components are provided therewith, wherein said circuit chip includes bonding pads electrically connected to selected ones of said circuit components, wherein said pads are positioned on one side of said chip and adapted to be soldered with a solderable material to corresponding bonding pads of a support structure, the method comprising the steps of: electrically connecting an electrical energization source to a resistive heating means integral with said circuit chip, and establishing a current flow through said resistive means capable of raising the temperature of said electrical circuit chip bonding pads, by heat conduction through said chip, sufficient to melt said solderable material; separating said circuit chip from said support structure.
Claim 3
Dependent Claim 14 words
The method of claim 1 wherein said electrical heating means is an electrical resistance.
Claim 4
Dependent Claim 20 words
The method of claim 2 wherein said electrical resistance is a thin or thick film resistor integral with said chip.
Claim 5
Dependent Claim 30 words
The method of claim 2 wherein said chip is a silicon monolithic intergrated circuit chip and said electrical resistance is a portion of and integral with said integrated circuit chip.
Claim 6
Independent Claim 158 words
A method for bonding an electrical circuit chip wherein electrical circuit components are provided therewith, wherein said circuit chip includes bonding pads electrically connected to selected ones of said circuit components, wherein said pads are positioned on one side of said chip and adapted to be soldered with a solderable material to corresponding bonding pads of a support structure, the method comprising the steps of: positioning said circuit chip on said support structure so that said circuit chip bonding pads overlay corresponding bonding pads of said structure with said solderable material interposed therebetween; electrically connecting an electrical energization source to an electrical heating means integral with said circuit chip and establishing a current flow through said resistive means capable of raising the temperature of said electrical circuit chip bonding pads by heat conduction through said chip, electrically disconnecting said electrical energization source thereby allowing said solderable material to solidify and bond said circuit chip to said support structure.
Claim 7
Independent Claim 158 words
A method for bonding an electrical circuit chip wherein electrical circuit components are provided therewith, wherein said circuit chip includes bonding pads electrically connected to selected ones of said circuit components, wherein said pads are positioned on one side of said chip and adapted to be soldered with a solderable material to corresponding bonding pads of a support structure, the method comprising the steps of: positioning said circuit chip on said support structure so that said circuit chip bonding pads overlay corresponding bonding pads of said structure with said solderable material interposed therebetween; electrically connecting an electrical energization source to an electrical heating means integral with said circuit chip and establishing a current flow through said resistive means capable of raising the temperature of said electrical circuit chip bonding pads by heat conduction through said chip, electrically disconnecting said electrical energization source thereby allowing said solderable material to solidify and bond said circuit chip to said support structure.
Claim 8
Dependent Claim 14 words
The method of claim 5 wherein said electrical heating means is a resistive material.
Claim 9
Dependent Claim 22 words
The method of claim 6 wherein said resistive material is integral with said chip by way of thin or thick film processes.
Claim 10
Dependent Claim 18 words
The method of claim 6 wherein said resistive material is diffused within portions of said electrical circuit chip.

References Cited (Backward Citations)

US3289046A Cited
US3499218A Cited
US3582610A Cited
US3660632A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1989-04-14 1989-10-14 1990-04-15 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1993-04-14 1993-10-14 1994-04-15 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1997-04-14 1997-10-14 1998-04-15 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag