← Back to Patent Explorer
US4598293A Expired / Lapsed US ⏱️ 0.0 years remaining

Radar or sonar detection system

Assignee: International Standard Electric Corp
•
Filing: 1985-05-24
•
Granted: 1986-07-01
•
Expires: 2005-05-24
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An intruder detector system employing Doppler radar consists of an encoder for modulating RF pulses with a cyclic pulse code, the code being cycled at a frequency equal to the RF pulse frequency and the pulses being modulated on a VHF carrier for transmission along one of a pair of parallel radiating cables. The signal received from the other cable is demodulated and digitized by a zero crossing detector functioning as a 1-bit analog-to-digital converter. A bank of exclusive-OR gates functioning as 1-bit correlators then simultaneously correlates each successive bit of the digitized signal with the values of the respective bits in each fixed position of the transmitted code sequence.

Inventors

  • 👤 Andrew C. Wong

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-06 20:54
CPC Classifications
G; G08; G08B; G08B13/00; G08B13/22; G08B13/24; G08B13/2491; G08B13/2497; G01; G01S; G01S13/00; G01S13/02; G01S13/04

Claims Analysis

Total Claims: 3
Claim 1
Independent Claim 218 words
In a radar or sonar system, a combination comprising a transmitter including an encoder for modulating a carrier prior to transmitting the same into the system with a cyclic pulse code sequence which is cycled through a predetermined number of bit positions at a frequency equal to the pulse repetition frequency, and a receiver including a 1-bit analog-to-digital converter comprising a zero-crossing detector for digitizing incoming signals received from respective range cells of the system in response to the effect of the modulated carrier thereat, and a plurality of 1-bit correlators each respectively supplied with the instantaneous value of the digitized signal from said 1-bit analog to digital converter and with the value of the bit of the code sequence then encountered at a predetermined one of said bit positions which is different for each of said correlators and corresponds to the respective range cell, wherein each 1-bit correlator comprises an exclusive-OR gate, said correlators being collectively operative for simultaneously correlating each successive bit of the digitized signal with the values of the respective bits in each expected position of the received code sequence, and a plurality of accumulators, each accumulator comprising an up-down counter connected to an output of one of said respective 1-bit correlators to accumulate the output thereof for a predetermined number of RF pulses.
Claim 2
Dependent Claim 218 words
In a radar or sonar system, a combination comprising a transmitter including an encoder for modulating a carrier prior to transmitting the same into the system with a cyclic pulse code sequence which is cycled through a predetermined number of bit positions at a frequency equal to the pulse repetition frequency, and a receiver including a 1-bit analog-to-digital converter comprising a zero-crossing detector for digitizing incoming signals received from respective range cells of the system in response to the effect of the modulated carrier thereat, and a plurality of 1-bit correlators each respectively supplied with the instantaneous value of the digitized signal from said 1-bit analog to digital converter and with the value of the bit of the code sequence then encountered at a predetermined one of said bit positions which is different for each of said correlators and corresponds to the respective range cell, wherein each 1-bit correlator comprises an exclusive-OR gate, said correlators being collectively operative for simultaneously correlating each successive bit of the digitized signal with the values of the respective bits in each expected position of the received code sequence, and a plurality of accumulators, each accumulator comprising an up-down counter connected to an output of one of said respective 1-bit correlators to accumulate the output thereof for a predetermined number of RF pulses.
Claim 3
Dependent Claim 39 words
A system according to claim 1, wherein the pulse code sequence is modulated on a carrier for transmission; and wherein said receiver includes a zero intermediate frequency unit for demodulating the received carrier to recover the pulse code sequence.

References Cited (Backward Citations)

US3167738A Cited
US3386095A Cited
US3550125A Cited
US3614785A Cited
US4028700A Cited
US3882494A Cited
US3967283A Cited
SU642713A1 Cited
US4121297A Cited
US4070673A Cited
US4097844A Cited
US4414641A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1989-06-30 1989-12-30 1990-07-01 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1993-06-30 1993-12-30 1994-07-01 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1997-06-30 1997-12-30 1998-07-01 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag