US4607214A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Adaptor circuit for adapting a test facility to a unit under test having a fast signal response
Assignee: Siemens AG
•
Filing: 1983-04-21
•
Granted: 1986-08-19
•
Expires: 2003-04-21
Abstract
Abstract Test signals emitted by a test facility A may have a chronological offset relative to a defined time point which is unacceptable for certain units under test having a fast response circuitry. A system is inserted between the test facility and such a unit under test so as to provide a smaller chronological offset. This system contains a transmitter and a receiver connected in anti-parallel fashion with respect to one another. The transmitter connects the test signal of the test facility through to the unit under test as a test signal only when a clock signal and a change-over signal are present at the transmitter. The clock signal can be generated at a determinable point in time in a simple manner and thus the point in time of the appearance of the various test signals can be determined without a great offset from this point in time. The receiver is cut in with the assistance of a clock signal and by means of a cut-in signal, and then emits a result signal based on the signal from the unit under test to the test facility. The clock signal for the transmitter and the clock signal for the receiver are both obtained from a given clock signal with the assistance of time-delay means.
Inventors
- 👤 Klaus Welzhofer
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 12:00
CPC Classifications
G; G01; G01R; G01R31/00; G01R31/28; G01R31/316
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
266 words
A system for adapting a test facility to a unit test comprising: adapter means for providing a chronological offset of test signals relative to a given time point supplied to the unit under test which is smaller than a chronological offset of the test signals relative to a given time point actually generated by the test facility without the adapter means; said adapter means including: a plurality of first test pins connecting to respective input/output pins of the test facility and a plurality of second test pins connecting to respective input/output pins of the unit under test; a transmitter and receiver connected in anti-parallel relationship to one another and between each of the first test pins and one of the respective second test pins; a first clock signal to which a time-delay means is connected for generating second and third clock signals at variable time intervals relative to the first clock signals, means for applying the second clock signal to all of the transmitters so that when it appears, it connects through a respective test signal at an input of the transmitter to an output thereof so as to form an output test signal, means for applying the third clock signal to all of the receivers, each of said receivers including means for comparing a response signal at a respective second input/output test pin created by the unit under test to a reference voltage in creating a result signal given a favorable comparison; and said means for applying a third clock signal causing said respective receiver to connect through the result signal to the test facility.
Claim 2
Independent Claim
266 words
A system for adapting a test facility to a unit test comprising: adapter means for providing a chronological offset of test signals relative to a given time point supplied to the unit under test which is smaller than a chronological offset of the test signals relative to a given time point actually generated by the test facility without the adapter means; said adapter means including: a plurality of first test pins connecting to respective input/output pins of the test facility and a plurality of second test pins connecting to respective input/output pins of the unit under test; a transmitter and receiver connected in anti-parallel relationship to one another and between each of the first test pins and one of the respective second test pins; a first clock signal to which a time-delay means is connected for generating second and third clock signals at variable time intervals relative to the first clock signals, means for applying the second clock signal to all of the transmitters so that when it appears, it connects through a respective test signal at an input of the transmitter to an output thereof so as to form an output test signal, means for applying the third clock signal to all of the receivers, each of said receivers including means for comparing a response signal at a respective second input/output test pin created by the unit under test to a reference voltage in creating a result signal given a favorable comparison; and said means for applying a third clock signal causing said respective receiver to connect through the result signal to the test facility.
Claim 3
Dependent Claim
73 words
A system according to claim 1 wherein the means for alternately engaging is comprised of a transistor whose emitter is connected to an operating potential terminal fo an output stage of the transmitter or receiver, whose base terminal is connected to a first fixed potential over a diode, and the base terminal also being connected to a change-over control voltage signal changeable between the first potential and a switching TTL-potential for the transistor.
Claim 4
Dependent Claim
27 words
A system according to claim 2 wherein the output stage of the transmitter or receiver has an emitter follower connected over a resistor to a fixed potential.
Claim 5
Dependent Claim
74 words
A system according to claim 1 wherein a first input of a first NOR element is connected to an output of the transmitter and a first input of a second NOR element is connected to an output of the receiver, a second input of the second NOR element having a change-over signal applied thereto and a second input of the first NOR element having an inversion of a control voltage change-over signal applied thereto.
Claim 6
Dependent Claim
37 words
A system according to claim 4 wherein the first NOR element second input is connected over a resistor to a fixed potential and also an inverter output whose input connects to the second NOR element second input.
Claim 7
Dependent Claim
44 words
A system according to claim 5 wherein an output of the first NOR element connects to an input of the receiver and also to the respective second test pin, and an output of the second NOR element connects to an input of the transmitter.
Claim 8
Independent Claim
224 words
A system for adapting a test facility to a unit under test comprising: adapter means for providing a time-wise offset of test signals relative to a given time point supplied to the unit under test which is smaller than a time-wise offset of the test signals relative to a given time point actually generated by the test facility without the adapter means, said adapter means including: a pluality of first test pins connecting to respective input/output pins of the test facility and a plurality of second test pins connecting to respective input/output pins of the unit under test; a transmitter and receiver connected between each of the first test pins and each of the respective second test pins; a first clock signal to which a time-delay means is connected for generating second and third clock signals at variable time intervals relative to the first clock signal, means for applying the second clock signal to all of the transmitters so that when it appears, it connects through a respective test signal at an input of the transmitter to an output thereof so as to form an output test signal, and means for applying the third clock signal to all of the receivers for connecting through a signal responsive to a response signal at a respective second input/output test pin created by the unit under test.
Claim 9
Independent Claim
224 words
A system for adapting a test facility to a unit under test comprising: adapter means for providing a time-wise offset of test signals relative to a given time point supplied to the unit under test which is smaller than a time-wise offset of the test signals relative to a given time point actually generated by the test facility without the adapter means, said adapter means including: a pluality of first test pins connecting to respective input/output pins of the test facility and a plurality of second test pins connecting to respective input/output pins of the unit under test; a transmitter and receiver connected between each of the first test pins and each of the respective second test pins; a first clock signal to which a time-delay means is connected for generating second and third clock signals at variable time intervals relative to the first clock signal, means for applying the second clock signal to all of the transmitters so that when it appears, it connects through a respective test signal at an input of the transmitter to an output thereof so as to form an output test signal, and means for applying the third clock signal to all of the receivers for connecting through a signal responsive to a response signal at a respective second input/output test pin created by the unit under test.
References Cited (Backward Citations)
US3631229A
Cited
US3775624A
Cited
DE2233612A1
Cited
US4027261A
Cited
US3974402A
Cited
US4044244A
Cited
US4161029A
Cited
US4211915A
Cited
DE2951929A1
Cited
US4399405A
Cited
US4465971A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1989-08-18 | 1990-02-17 | 1990-08-19 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1993-08-18 | 1994-02-17 | 1994-08-19 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1997-08-18 | 1998-02-17 | 1998-08-19 | $7700.00 | Window Closed / Lapsed |