US4639933A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Steering logic circuit for a digital data transceiver
Assignee: RCA Licensing Corp
•
Filing: 1985-10-29
•
Granted: 1987-01-27
•
Expires: 2005-10-29
Abstract
Abstract Steering logic (10) for interconnecting a transceiver (11) with a baseband bus is disclosed. The transceiver is connected to a broadband bus and transmits or receives modulated carrier wave signals. The transceiver has a data in terminal (16 or 19) and a data out terminal (18 or 35) for inputting or outputting digital signals at baseband. The transceiver also has at least one control terminal (20 or 32 and 38) and is responsive to a control signal or signals for enabling or disabling the transmitting and receiving functions of the transceiver. The steering logic (10) includes a baseband bus terminal (A) to which may be applied baseband digital transmit signals and to which the steering logic may apply digital receive signals. The logic circuitry is responsive to baseband digital transmit signals applied to the baseband bus terminal (A) for generating a control signal or signals to enable the transmitting function and disable the receiving function of the transceiver.
Inventors
- 👤 Edward K. Howell
- 👤 Thomas E. Anderson
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 22:32
CPC Classifications
H; H04; H04B; H04B3/00; H04B3/54; H04B2203/00; H04B2203/54; H04B2203/5404; H04B2203/5408; H04B2203/5429; H04B2203/5454
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
187 words
Steering logic for interconnecting a transceiver with a baseband bus, said transceiver being connected to a broadband bus for transmitting or receiving modulated carrier wave signals on said broadband bus, said transceiver having data in and data out terminals for inputting or outputting digital signals at baseband and at least one control terminal for receiving a control signal, said transceiver being responsive to said control signal for enabling or disabling transmitting or receiving functions of said transceiver, said steering logic comprising: a baseband bus terminal to which baseband digital transmit signals may be applied and to which baseband digital receive signals from said transceiver are applied; a buffer connected between the data out terminal of said transceiver and said baseband bus terminal; and logic means having inputs connected to said baseband bus terminal and the data out terminal of said transceiver and an output connected to said at least one control terminal, said logic means being responsive to baseband digital transmit signals applied to said baseband bus terminal for generating said control signal to enable the transmitting function and to disable the receiving function of said transceiver.
Claim 2
Dependent Claim
187 words
Steering logic for interconnecting a transceiver with a baseband bus, said transceiver being connected to a broadband bus for transmitting or receiving modulated carrier wave signals on said broadband bus, said transceiver having data in and data out terminals for inputting or outputting digital signals at baseband and at least one control terminal for receiving a control signal, said transceiver being responsive to said control signal for enabling or disabling transmitting or receiving functions of said transceiver, said steering logic comprising: a baseband bus terminal to which baseband digital transmit signals may be applied and to which baseband digital receive signals from said transceiver are applied; a buffer connected between the data out terminal of said transceiver and said baseband bus terminal; and logic means having inputs connected to said baseband bus terminal and the data out terminal of said transceiver and an output connected to said at least one control terminal, said logic means being responsive to baseband digital transmit signals applied to said baseband bus terminal for generating said control signal to enable the transmitting function and to disable the receiving function of said transceiver.
Claim 3
Dependent Claim
43 words
The steering logic for interconnecting a transceiver with a baseband bus as recited in claim 1 wherein said buffer is an open collector buffer and further comprising a direct connection between the data in terminal of said transceiver and said baseband bus terminal.
Claim 4
Dependent Claim
49 words
The steering logic for interconnecting a transceiver with a baseband bus as recited in claim 1 wherein said logic means comprises: an OR gate having one input connected to said baseband terminal; and an inverter connected between said data out terminal and a second input of said OR gate.
Claim 5
Dependent Claim
74 words
Steering logic for interconnecting a transceiver with a baseband bus as recited in claim 3 wherein said transceiver has first and second control terminals to which a receive control signal and a transmit control signal, respectively, may be applied, the output of said logic means being directly connected to said first control terminal, said steering logic further comprising a second inverter connected between the output of said logic means and said second control terminal.
Claim 6
Dependent Claim
66 words
Steering logic for interconnecting a transceiver with a baseband bus as recited in claim 3 wherein said logic means further comprises pulse stretching means connected between an output of said OR gate and the output of said logic means for maintaining a control signal output for a predetermined time period after the termination of the application of baseband digital transmit signals to said baseband bus terminal.
Claim 7
Dependent Claim
63 words
Steering logic for interconnecting a transceiver with a baseband bus as recited in claim 5 wherein said pulse stretching means comprises: a retriggerable one shot connected to the output of said OR gate; and an AND gate having a first input connected to the output of said OR gate and a second input connected to an inverted output of said retriggerable one shot.
References Cited (Backward Citations)
US3798598A
Cited
US3614318A
Cited
US3919461A
Cited
US4063220A
Cited
US4103105A
Cited
US4171467A
Cited
US4234952A
Cited
US4259663A
Cited
US4271523A
Cited
US4282512A
Cited
US4337465A
Cited
US4425665A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1990-01-26 | 1990-07-28 | 1991-01-27 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1994-01-26 | 1994-07-28 | 1995-01-27 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1998-01-26 | 1998-07-28 | 1999-01-27 | $7700.00 | Window Closed / Lapsed |