US4658368A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Peak position detector
Assignee: GESTION DES INFRASTRUCTURES POUR L'ENTRETIEN GIE TECHNOLOGIES Inc
•
Filing: 1985-04-30
•
Granted: 1987-04-14
•
Expires: 2005-04-30
Abstract
Abstract The position of a peak in a digital signal is determined by a circuit consisting of a finite impulse response filter constructed in accordance with either the expression (1+z-1)(1+z-2) (1+z-5) or the simplified expression (1+z-1) (1-z-3), where z is the z transform function and the index indicates the number of clock intervals in each delay. The practical realization of the filter for applying these expressions to the input signal involves the use of three (for the first expression) or two (for the second expression) delay circuits in series. The output of the filter is a differentiated signal, the zero crossing point of which represents the desired peak position. This crossing point is detected in an interpolation circuit which linearly interpolates the location of such point to a fraction of a clock interval or pixel.
Inventors
- 👤 Francois Blais
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 05:30
CPC Classifications
H; H03; H03H; H03H17/00; H03H17/02; H03H17/06
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
201 words
A circuit for detecting the position of a peak of a digital input signal, comprising (a) a finite impulse response filter having an input connected to receive the input signal and an output, and (b) an interpolation circuit connected to said output for detecting a point when such output crosses zero, including means for linearly interpolating the location of such point to a fraction of a clock interval, such point representing the desired peak position, (c) wherein said filter comprises a series connection in any sequence of three delay circuits, (d) a first of said delay circuits comprising a delay for generating a signal delayed by one clock interval and an adder for adding such delayed signal to the undelayed signal received by this first circuit, (e) a second of said delay circuits comprising a delay for generating a signal delayed by two clock intervals and an adder for adding such twice delayed signal to the undelayed signal received by this second circuit, and (f) the third of said delay circuits comprising a delay for generating a signal delayed by five clock intervals and a subtracter for subtracting such five-times delayed signal from the undelayed signal received by this third circuit.
Claim 2
Dependent Claim
201 words
A circuit for detecting the position of a peak of a digital input signal, comprising (a) a finite impulse response filter having an input connected to receive the input signal and an output, and (b) an interpolation circuit connected to said output for detecting a point when such output crosses zero, including means for linearly interpolating the location of such point to a fraction of a clock interval, such point representing the desired peak position, (c) wherein said filter comprises a series connection in any sequence of three delay circuits, (d) a first of said delay circuits comprising a delay for generating a signal delayed by one clock interval and an adder for adding such delayed signal to the undelayed signal received by this first circuit, (e) a second of said delay circuits comprising a delay for generating a signal delayed by two clock intervals and an adder for adding such twice delayed signal to the undelayed signal received by this second circuit, and (f) the third of said delay circuits comprising a delay for generating a signal delayed by five clock intervals and a subtracter for subtracting such five-times delayed signal from the undelayed signal received by this third circuit.
Claim 3
Dependent Claim
27 words
A circuit according to claim 1, including a maximum detector connected to receive the input signal and to provide an output representing the amplitude of the peak.
Claim 4
Dependent Claim
48 words
A circuit according to claim 2, including a pixel counter connected to the output of the interpolation circuit including means for compensating for a delay of five clock intervals in the filter for representing the peak position in terms of its actual pixel position including a fraction thereof.
Claim 5
Dependent Claim
37 words
A circuit according to claim 1, wherein the third delay circuit is arranged last in said sequence, the output of either one of said first and second delay circuits providing a filtered version of the input signal.
Claim 6
Dependent Claim
32 words
A circuit according to claim 4, including a maximum detector connected to receive a said filtered version of the input signal and to provide an output representing the amplitude of the peak.
Claim 7
Dependent Claim
48 words
A circuit according to claim 5, including a pixel counter connected to the output of the interpolation circuit including means for compensating for a delay of five clock intervals in the filter for representing the peak position in terms of its actual pixel position including a fraction thereof.
Claim 8
Dependent Claim
164 words
A circuit for detecting the position of a peak of a digital input signal, comprising (a) a finite impulse response filter having an input connected to receive the input signal and an output, and (b) an interpolation circuit connected to said output for detecting a point when such output crosses zero, including means for linearly interpolating the location of such point to a fraction of a clock interval, such point representing the desired peak position, (c) wherein said filter comprises a series connection in either sequence of two delay circuits, (d) a first of said delay circuits comprising a delay for generating a signal delayed by one clock interval and an adder for adding such delayed signal to the undelayed signal received by this first circuit, and (e) the second of said delay circuits comprising a delay for generating a signal delayed by three clock intervals and a subtracter for subtracting such thrice delayed signal from the undelayed signal received by this second circuit.
Claim 9
Dependent Claim
164 words
A circuit for detecting the position of a peak of a digital input signal, comprising (a) a finite impulse response filter having an input connected to receive the input signal and an output, and (b) an interpolation circuit connected to said output for detecting a point when such output crosses zero, including means for linearly interpolating the location of such point to a fraction of a clock interval, such point representing the desired peak position, (c) wherein said filter comprises a series connection in either sequence of two delay circuits, (d) a first of said delay circuits comprising a delay for generating a signal delayed by one clock interval and an adder for adding such delayed signal to the undelayed signal received by this first circuit, and (e) the second of said delay circuits comprising a delay for generating a signal delayed by three clock intervals and a subtracter for subtracting such thrice delayed signal from the undelayed signal received by this second circuit.
Claim 10
Dependent Claim
27 words
A circuit according to claim 7, including a maximum detector connected to receive the input signal and to provide an output representing the amplitude of the peak.
Claim 11
Dependent Claim
48 words
A circuit according to claim 8, including a pixel counter connected to the output of the interpolation circuit including means for compensating for a delay of three clock intervals in the filter for representing the peak position in terms of its actual pixel position including a fraction thereof.
Claim 12
Dependent Claim
32 words
A circuit according to claim 7, wherein said second delay circuit is arranged second in the sequence, the output of the first delay circuit providing a filtered version of the input signal.
Claim 13
Dependent Claim
31 words
A circuit according to claim 10, including a maximum detector connected to receive said filtered version of the input signal and to provide, an output representing the amplitude of the peak.
Claim 14
Dependent Claim
48 words
A circuit according to claim 11, including a pixel counter connected to the output of the interpolation circuit including means for compensating for a delay of three clock intervals in the filter for representing the peak position in terms of its actual pixel position including a fraction thereof.
References Cited (Backward Citations)
US4254470A
Cited
US4262257A
Cited
US4320462A
Cited
US4264935A
Cited
US4349277A
Cited
US4525747A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1990-04-13 | 1990-10-13 | 1991-04-14 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1994-04-13 | 1994-10-13 | 1995-04-14 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1998-04-13 | 1998-10-13 | 1999-04-14 | $7700.00 | Window Closed / Lapsed |