US4689770A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor memory device
Assignee: Mitsubishi Electric Corp
•
Filing: 1985-10-28
•
Granted: 1987-08-25
•
Expires: 2005-10-28
Abstract
Abstract An LSI semiconductor memory device in which errors in reading out memory cells connected to outermost bit lines of a memory cell array of the device are substantially eliminated. In accordance with the invention, this is done by making capacitances associated with the bit lines of respective ones of the memory cell array substantially equal to one another. To accomplish this, the configuration of an inside portion of wiring other than the bit lines of the array is made the same as that of the bit lines, and the distance between the outermost bit line and the other wiring is made equal to the distance between adjacent ones of the bit lines.
Inventors
- 👤 Hiroshi Miyamoto
- 👤 Koichiro Mashiko
- 👤 Toshifumi Kobayashi
- 👤 Michihiro Yamada
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 23:39
CPC Classifications
G; G11; G11C; G11C5/00; G11C5/02; G11C5/025; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/4063; G11C11/407; G11C11/409; G11C11/4097; G11C7/00; G11C7/18
Claims Analysis
Total Claims: 4
Claim 1
Independent Claim
156 words
A semiconductor memory device, comprising; a memory cell array including a plurality of memory cells, a plurality of parallel bit lines associated with said array, and a wiring layer arranged in parallel with said bit lines and adjacent said bit lines, adjacent ones of said bit lines defining inter-bit line capacitances, said inter-bit line capacitances being made substantially equal by patterning odd numbered ones of said bit lines and even numbered ones of said bit lines, respectively, in an identical manner, and wherein a last one of said bit lines is disposed adjacent to said wiring layer and together with said wiring layer defines a bit line - wiring layer capacitance, and wherein at least the side of said wiring layer facing said bit lines is patterned identically to the like side of a next-to-last bit line, to thereby render said bit line - wiring layer capacitance substantially equal to each of said inter-bit line capacitances.
Claim 2
Dependent Claim
156 words
A semiconductor memory device, comprising; a memory cell array including a plurality of memory cells, a plurality of parallel bit lines associated with said array, and a wiring layer arranged in parallel with said bit lines and adjacent said bit lines, adjacent ones of said bit lines defining inter-bit line capacitances, said inter-bit line capacitances being made substantially equal by patterning odd numbered ones of said bit lines and even numbered ones of said bit lines, respectively, in an identical manner, and wherein a last one of said bit lines is disposed adjacent to said wiring layer and together with said wiring layer defines a bit line - wiring layer capacitance, and wherein at least the side of said wiring layer facing said bit lines is patterned identically to the like side of a next-to-last bit line, to thereby render said bit line - wiring layer capacitance substantially equal to each of said inter-bit line capacitances.
Claim 3
Dependent Claim
64 words
The semiconductor memory device as claimed in claim 1, wherein said bit lines and said wiring layer are formed of the same material, and wherein a distance between said last one of said bit lines and said wiring layer at any point is equal to a distance between said last one of said bit lines and said next-to-last bit line at the same point.
Claim 4
Dependent Claim
14 words
The semiconductor memory device as claimed in claim 2, wherein said material is aluminum.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1990-08-24 | 1991-02-23 | 1991-08-25 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1994-08-24 | 1995-02-23 | 1995-08-25 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1998-08-24 | 1999-02-23 | 1999-08-25 | $7700.00 | Window Closed / Lapsed |