US4698737A
Expired / Lapsed
US
⏱️ 0.0 years remaining
DC to DC converter
Assignee: Motorola Solutions Inc
•
Filing: 1987-01-02
•
Granted: 1987-10-06
•
Expires: 2007-01-02
Abstract
Abstract A circuit is disclosed for establishing a regulated negative voltage at an output which comprises first and second power supply conductors to which are supplied a positive DC operating potential and ground potential respectively, a push-pull driver circuit coupled between the two power supply conductors which is responsive to an applied switching signal for alternately sourcing and sinking current at an output thereof, circuitry coupled to the push-pull driver circuit for clamping the voltage level at the output of the latter to a predetermined value when current is source at the output of the push-pull driver circuit, a first capacitor coupled between the output of the push-pull circuit and a first terminal, a second capacitor coupled between second and third terminals with the second terminal being coupled to the output of the converter circuit and the third terminal being coupled to ground potential, and diode circuitry for alternately providing charging paths for the first and second capacitors between the output of the push-pull driver circuit and ground potential to produce the regulated negative DC voltage as charge is transferred between the first and second capacitors.
Inventors
- 👤 Ira Miller
- 👤 John E. Hanna
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 16:33
CPC Classifications
H; H02; H02M; H02M3/00; H02M3/02; H02M3/04; H02M3/10
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
173 words
A circuit for establishing a predetermined and regulated negative direct current (DC) voltage at an output, comprising: first and second power supply conductors; a push-pull driver stage coupled between said first and second power supply conductors which is responsive to an applied clock signal for alternately sourcing and sinking current at an output thereof; circuit means coupled to said push-pull driver stage for clamping the voltage level at said output of the latter to a predetermined value; a first charge storage device coupled between said output of said push-pull driver stage and a first terminal; a second charge storage device coupled between second and third terminals, said second terminal being coupled to the output of the circuit and said third terminal being coupled to ground potential; diode circuit means for alternately providing a charge circuit path for said first and second charge storage devices between said output of said push-pull driver stage and said third terminal such that charge is transferred therebetween to produce the negative voltage at the output of the circuit.
Claim 2
Dependent Claim
173 words
A circuit for establishing a predetermined and regulated negative direct current (DC) voltage at an output, comprising: first and second power supply conductors; a push-pull driver stage coupled between said first and second power supply conductors which is responsive to an applied clock signal for alternately sourcing and sinking current at an output thereof; circuit means coupled to said push-pull driver stage for clamping the voltage level at said output of the latter to a predetermined value; a first charge storage device coupled between said output of said push-pull driver stage and a first terminal; a second charge storage device coupled between second and third terminals, said second terminal being coupled to the output of the circuit and said third terminal being coupled to ground potential; diode circuit means for alternately providing a charge circuit path for said first and second charge storage devices between said output of said push-pull driver stage and said third terminal such that charge is transferred therebetween to produce the negative voltage at the output of the circuit.
Claim 3
Dependent Claim
42 words
The circuit of claim 1 wherein said diode circuit means includes: a first diode of a first conductivity type coupled between said first and second terminals; and a second diode of a second conductivity type coupled between said first and third terminals.
Claim 4
Dependent Claim
59 words
The circuit of claim 2 wherein: said first diode comprises a NPN transistor having its base shorted to its collector to said second terminal and its emitter coupled to said first terminal; and said second diode comprises a PNP transistor having its base shorted to its collector to said first terminal and its emitter coupled to said third terminal.
Claim 5
Dependent Claim
75 words
The circuit of claim 2 wherein said push-pull driver stage includes: upper transistor switching means for sourcing current to said output of said push-pull driver stage responsive to a first control signal supplied thereto; lower transistor switching means for sinking current from said output of said push-pull driver stage responsive to a second control signal supplied thereto; and phase splitter means responsive to said clock signal for alternately providing said first and second control signals.
Claim 6
Dependent Claim
60 words
The circuit of claim 4 wherein said circuit means includes: a Nφ circuit for providing a substantially constant voltage at an output thereof; and a first transistor having a base coupled to said output of said Nφ circuit, an emitter coupled to an input of said upper transistor switching means and a collector coupled to a source of operating potential.
Claim 7
Dependent Claim
56 words
The circuit of claim 5 wherein said phase splitter means includes a second transistor having a base to which said clock signal is supplied, an emitter coupled both to said second power supply conductor and an input of said lower transistor switching means and a collector coupled to said input of said upper transistor switching means.
Claim 8
Dependent Claim
130 words
The circuit of claim 6 wherein: said upper transistor switching means includes a third transistor and a fourth transistor each having an emitter, a base and a collector, said collectors of said third and fourth transistors being coupled to said first power supply conductor, said base of said third transistor being said input of said upper transistor switching means and said emitter being coupled to said base of said fourth transistor, and said emitter of said fourth transistor being coupled to said output of said push-pull driver stage; and said lower transistor switching means includes a fifth transistor having a base coupled to said emitter of said second transistor, an emitter coupled to said second power supply conductor and a collector coupled to said output of said push-pull driver stage.
Claim 9
Dependent Claim
32 words
The circuit of claim 7 wherein said push-pull driver stage includes first and second diodes serially connected between said base of said second transistor and said output of said push-pull driver stage.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1990-10-05 | 1991-04-06 | 1991-10-06 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1994-10-05 | 1995-04-06 | 1995-10-06 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1998-10-05 | 1999-04-06 | 1999-10-06 | $7700.00 | Window Closed / Lapsed |