← Back to Patent Explorer
US4709268A Expired / Lapsed US ⏱️ 0.0 years remaining

Automatic frequency pulling circuit

Assignee: Ikegami Tsushinki Co Ltd
•
Filing: 1986-07-29
•
Granted: 1987-11-24
•
Expires: 2006-07-29
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An automatic frequency pulling circuit produces a signal in synchronism with a horizontal synchronizing signal from a video signal processing device or the like. The automatic frequency pulling circuit comprises an equalizing pulse remover responsive to a synchronizing signal separated from a composite video signal for alternately removing equalizing pulses therefrom, and a PLL circuit composed of at least a phase comparator and a voltage-controlled oscillator. The phase comparator is arranged to compare the phases of an output from the equalizing pulse remover and an output from the voltage-controlled oscillator, for thereby producing the signal in synchronism with the horizontal synchronizing signal. The signal thus generated is utilized in a video monitor, for example, to display accurate images thereon.

Inventors

  • 👤 Taizo Akimoto
  • 👤 Masahiko Kawai

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 23:32
CPC Classifications
H; H04; H04N; H04N5/00; H04N5/04; H04N5/06

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 106 words
An automatic frequency pulling circuit comprising; an equalizing pulse remover responsive to a synchronizing signal separated from a composite video signal for alternately removing equalizing pulses therefrom to produce a horizontal synchronizing signal; a PLL circuit composed of at least a phase comparator and a voltage-controlled oscillator, said phase comparator being arranged to compare the phases of an output from said equalizing pulse remover and an output from said voltage-controlled oscillator; and a frequency-to-voltage converter for converting the frequency of the output from said equalizing pulse remover to a voltage, which is applied as a control signal to said equalizing pulse remover to control the same.
Claim 2
Dependent Claim 106 words
An automatic frequency pulling circuit comprising; an equalizing pulse remover responsive to a synchronizing signal separated from a composite video signal for alternately removing equalizing pulses therefrom to produce a horizontal synchronizing signal; a PLL circuit composed of at least a phase comparator and a voltage-controlled oscillator, said phase comparator being arranged to compare the phases of an output from said equalizing pulse remover and an output from said voltage-controlled oscillator; and a frequency-to-voltage converter for converting the frequency of the output from said equalizing pulse remover to a voltage, which is applied as a control signal to said equalizing pulse remover to control the same.
Claim 3
Dependent Claim 34 words
An automatic frequency pulling circuit according to claim 2, further including an amplifier for amplifying an output from said phase comparator and applying an amplified output as a control signal to said voltage-controlled oscillator.
Claim 4
Dependent Claim 23 words
An automatic frequency pulling circuit according to claim 2, wherein said frequency-to-voltage converter applies an output thereof as an input to said amplifier.
Claim 5
Dependent Claim 123 words
An automatic frequency pulling circuit comprising; an equalizing pulse remover responsive to a synchronizing signal separated from a composite video signal for alternately removing equalizing pulses therefrom to produce a horizontal synchronizing signal; a PLL circuit composed of at least a phase comparator and a voltage-controlled oscillator, said phase comparator being arranged to compare the phases of an output from said equalizing pulse remover and an output from said voltage-controlled oscillator; and first and second gate means controlled by a vertical synchronizing signal separated from said composite video signal, the output supplied from said equalizing pulse remover through said first gate means and the output supplied from said voltage-controlled oscillator through said second gate means being compared in phase by said phase comparator.
Claim 6
Dependent Claim 123 words
An automatic frequency pulling circuit comprising; an equalizing pulse remover responsive to a synchronizing signal separated from a composite video signal for alternately removing equalizing pulses therefrom to produce a horizontal synchronizing signal; a PLL circuit composed of at least a phase comparator and a voltage-controlled oscillator, said phase comparator being arranged to compare the phases of an output from said equalizing pulse remover and an output from said voltage-controlled oscillator; and first and second gate means controlled by a vertical synchronizing signal separated from said composite video signal, the output supplied from said equalizing pulse remover through said first gate means and the output supplied from said voltage-controlled oscillator through said second gate means being compared in phase by said phase comparator.
Claim 7
Dependent Claim 61 words
An automatic frequency pulling circuit according to claim 4, further including a frequency-to-voltage converter for converting the frequency of the output from said equalizing pulse remover to a voltage, which is applied as a control signal to said equalizing pulse remover to control the same, the output from said frequency-to-voltage converter being applied as a control signal to said voltage-controlled oscillator.
Claim 8
Dependent Claim 33 words
An automatic frequency pulling circuit according to claim 1, wherein said equalizing pulse remover comprises a monostable multivibrator for producing an output having a pulse-to-pulse interval greater than 1/2H and smaller than 1H.

References Cited (Backward Citations)

US4520394A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1990-11-23 1991-05-25 1991-11-24 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1994-11-23 1995-05-25 1995-11-24 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1998-11-23 1999-05-25 1999-11-24 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag