US4727266A
Expired / Lapsed
US
⏱️ 0.0 years remaining
LSI gate array having reduced switching noise
Assignee: Fujitsu Ltd
•
Filing: 1987-02-24
•
Granted: 1988-02-23
•
Expires: 2007-02-24
Abstract
Abstract As the number of output circuit increases in LSI or VLSI circuit, there increases the chance of many large output circuits operates at a same instant, and it causes malfunction of logic by induced switching noise. In order to prevent such problem, the switching speed of driving buffer circuit for output buffer circuit is controlled. By reducing the switching capacity of the driving circuit, the switching speed of the total circuit is not affected so much, but the noise is decreased very much. The control of the switching capacity of the driving buffer circuit is performed by master slice technology. Such as perfectly opposite design concept to that of present LSI design has been proofed by experiments.
Inventors
- 👤 Shigeru Fujii
- 👤 Kouichi Yamashita
- 👤 Tomoaki Tanabe
- 👤 Yoshio Kuniyasu
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 20:54
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/08; H03K19/003; H03K19/00346; H03K19/00361; H10; H10D; H10D84/00; H10D84/90; H10D84/903; H10D84/907
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
191 words
A reduced switching noise semiconductor integrator circuit having a plurality of output buffer circuits and output terminals, each of said output buffer circuits comprising: a plurality of final stages of said output buffer circuits connected to respective output terminals; a plurality of driving buffer circuits having a current handling capacity smaller than the current handling capacity of the output buffer circuits, operatively connectable to said final stages, for driving said final stages, the switching speed of said driving buffer circuits being controlled to be in the range of three to five times the switching speed of said output buffer circuits, for blunting the input waveform of said output buffer circuits and for reducing noise in the circuit caused by current variation in said output buffer circuits; and wiring means, operatively connected between said final stages and said driving buffer circuits, for connecting selected ones of said driving buffer circuits, at least one of said output buffer circuits utilizing one or more of said driving buffer circuits, the number of driving buffer circuits being less than the number of said final stages in said at least one of said output buffer circuits.
Claim 2
Dependent Claim
191 words
A reduced switching noise semiconductor integrator circuit having a plurality of output buffer circuits and output terminals, each of said output buffer circuits comprising: a plurality of final stages of said output buffer circuits connected to respective output terminals; a plurality of driving buffer circuits having a current handling capacity smaller than the current handling capacity of the output buffer circuits, operatively connectable to said final stages, for driving said final stages, the switching speed of said driving buffer circuits being controlled to be in the range of three to five times the switching speed of said output buffer circuits, for blunting the input waveform of said output buffer circuits and for reducing noise in the circuit caused by current variation in said output buffer circuits; and wiring means, operatively connected between said final stages and said driving buffer circuits, for connecting selected ones of said driving buffer circuits, at least one of said output buffer circuits utilizing one or more of said driving buffer circuits, the number of driving buffer circuits being less than the number of said final stages in said at least one of said output buffer circuits.
Claim 3
Dependent Claim
67 words
A semiconductor integrated circuit according to claim 1, wherein said final stages of said output buffer circuits include a predetermined number of transistors operatively connected in parallel, and wherein said driving buffer circuits include a plurality of transistors, the number of said plurality of transistors in said driving buffer circuits is less than said predetermined number of transistors in said final stages of said output buffer circuits.
Claim 4
Dependent Claim
50 words
A semiconductor integrated circuit according to claim 1, wherein said output buffer circuit is operated in a circuit current saturation region of a CMOS transistor, and wherein the input waveform of said output buffer circuit is blunted so as to blunt the current built up in said output buffer circuit.
Claim 5
Dependent Claim
25 words
A semiconductor integrated circuit according to claim 1, wherein said output buffer circuits and said driving buffer circuits are formed from FETs having different sizes.
Claim 6
Dependent Claim
46 words
A semiconductor integrated circuit according to claim 1, wherein said driving buffer circuits comprise field effect transistors (FETs) and said output buffer circuits comprise FETs, the number of FETs forming said driving buffer circuits being less than the number of FETs forming said output buffer circuits.
References Cited (Backward Citations)
US3983619A
Cited
US4272830A
Cited
US4311925A
Cited
US4479067A
Cited
US4394588A
Cited
US4430583A
Cited
US4504959A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1991-02-22 | 1991-08-24 | 1992-02-23 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1995-02-22 | 1995-08-24 | 1996-02-23 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1999-02-22 | 1999-08-24 | 2000-02-23 | $7700.00 | Window Closed / Lapsed |