← Back to Patent Explorer
US4757501A Expired / Lapsed US ⏱️ 0.0 years remaining

Method for zero byte time slot interchange

Assignee: AG Communication Systems Corp
•
Filing: 1986-12-22
•
Granted: 1988-07-12
•
Expires: 2006-12-22
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract This method is a scheme for suppressing excessive amounts of logic zeros transmitted via T-carrier line facilities between switching systems or channel banks. This scheme provides proper zero bit suppression for alternating mark inversion signalling (AMI). A proper AMI signal contains no more then 15 consecutive logic zero bit positions. In addition, a proper AMI signal should contain a logic 1 density of an average of one logic 1 per 8-bits of information over every consecutive 3 octet group. This scheme provides for encoding and decoding a 4 frame octet group of an extended superframe. Logic ones are introduced into octets which would otherwise violate the AMI signalling rules. These logic ones are then removed by the receiving system and replaced with the indicated all zero octets before being given to down stream processing.

Inventors

  • 👤 Steve S. Gorshe

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 01:57
CPC Classifications
H; H04; H04J; H04J3/00; H04J3/02; H04J3/04; H04J3/047; H04L; H04L7/00; H04L7/0079; H04L7/0083

Claims Analysis

Total Claims: 14
Claim 1
Independent Claim 214 words
In a data transmission system having first and second digital switching systems connected via T-carrier line facilities for the bidirectional transmission of data, each said switching system including a method for Zero Byte Time Slot Interchange (ZBTSI), said ZBTSI method comprising the steps of: examining a fixed number of octets (8-bits) of a plurality of frames for detection of an all zero octet; first testing for a violating all zero octet, said violating all zero octet being an octet which has less than 3 logic ones over 15 adjacent bit positions including said all zero octet or being said octet which has more than 14 consecutive bits of zeroes in its contents, said first testing being performed in response to said detection of an all zero octet; first inserting an address of said detected violating all zero octet into a next violating all zero octet position; iterating said steps of examining, first testing and inserting for each of said octets for said plurality of frames; second testing for an indication whether a first octet is a violating all zero octet, said second testing being performed in response to completion of said step of iterating; and first placing an address corresponding to said first octet in a predetermined octet position within said plurality of frames.
Claim 2
Dependent Claim 214 words
In a data transmission system having first and second digital switching systems connected via T-carrier line facilities for the bidirectional transmission of data, each said switching system including a method for Zero Byte Time Slot Interchange (ZBTSI), said ZBTSI method comprising the steps of: examining a fixed number of octets (8-bits) of a plurality of frames for detection of an all zero octet; first testing for a violating all zero octet, said violating all zero octet being an octet which has less than 3 logic ones over 15 adjacent bit positions including said all zero octet or being said octet which has more than 14 consecutive bits of zeroes in its contents, said first testing being performed in response to said detection of an all zero octet; first inserting an address of said detected violating all zero octet into a next violating all zero octet position; iterating said steps of examining, first testing and inserting for each of said octets for said plurality of frames; second testing for an indication whether a first octet is a violating all zero octet, said second testing being performed in response to completion of said step of iterating; and first placing an address corresponding to said first octet in a predetermined octet position within said plurality of frames.
Claim 3
Dependent Claim 40 words
A ZBTSI method as claimed in claim 1, wherein there included the steps of: removing the contents of said first octet; and second placing said contents of said first address in a predetermined octet position within said plurality of frames.
Claim 4
Dependent Claim 36 words
A ZBTSI method as claimed in claim 2, wherein there is further included step of shifting each of said octets of said plurality of frames, except said first octet, ahead in sequence by one octet position.
Claim 5
Dependent Claim 42 words
A ZBTSI method as claimed in claim 3, said step of examining including the steps of: third testing each of said octets for an all zero octet; and preforming said step of iterating in response to absence of an all zero octet.
Claim 6
Dependent Claim 36 words
A ZBTSI method as claimed in claim 4, said step of first testing further including the step of performing said step of iterating in response to absence of said detection of said violating all zero octet.
Claim 7
Dependent Claim 27 words
A ZBTSI method as claimed in claim 5, wherein there is further included the step of determining whether said violating all zero octet is said first octet.
Claim 8
Dependent Claim 35 words
A ZBTSI method as claimed in claim 6, wherein there is further included the step of second inserting said address of said first octet into an octet position of a first violating all zero octet.
Claim 9
Dependent Claim 45 words
A ZBTSI method as claimed in claim 7, wherein said step of determining further includes the step of setting a flag bit in said first violating all zero octet indicating that said first violating all zero octet position is a last violating all zero octet.
Claim 10
Dependent Claim 29 words
A ZBTSI method as claimed in claim 8, wherein there is further included step of detecting whether said violating all zero octet is the first violating all zero octet.
Claim 11
Dependent Claim 53 words
A ZBTSI method as claimed in claim 9, said step of detecting further including the step of third inserting said contents of said first octet into an octet position of said first violating all zero octet, said step of third inserting being performed in response to said detected first violating all zero octet.
Claim 12
Dependent Claim 23 words
A ZBTSI method as claimed in claim 10, wherein said step of third inserting includes a step of performing said step of iterating.
Claim 13
Dependent Claim 25 words
A ZBTSI method as claimed in claim 11, wherein there is further included the step of transmitting said data contained in said plurality of frames.
Claim 14
Dependent Claim 36 words
A ZBTSI method as claimed in claim 12, said step of examining further including the step performing said step of iterating in response to a detection of two consecutive octets which are violating all zero octets.

References Cited (Backward Citations)

US4254461A Cited
US4394759A Cited
US4685100A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1991-07-12 1992-01-11 1992-07-12 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1995-07-12 1996-01-11 1996-07-12 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1999-07-12 2000-01-11 2000-07-12 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag