US4766571A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor memory device
Assignee: Fujitsu Ltd
•
Filing: 1985-02-27
•
Granted: 1988-08-23
•
Expires: 2005-02-27
Abstract
Abstract A semiconductor memory device including a reset signal generator for generating a reset signal for resetting a bit line pair to an equal potential when a chip selection control signal represents a nonselection state of a memory chip. The reset signal has a reset period longer than a predetermined period even when the period of the chip selection control state representing the nonselection state is shorter than the predetermined period, thereby ensuring resetting the bit line pair and the shortening of accessing time.
Inventors
- 👤 Syoichiro Kawashima
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-06 19:38
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C8/00; G11C8/18; G11C7/00; G11C7/22
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
195 words
A semiconductor memory device comprising: means for receiving a chip selection control signal having a first level and a second level each with a respective period; a plurality of memory cells; pairs of signal line means, respectively connected to corresponding ones of said memory cells, for transferring complementary signals to and from the corresponding ones of said memory cells; reset means, operatively connected to said pairs of signal line means, for resetting each pair of said pairs of signal line means to an equal potential in response to said chip selection control signal; and reset signal generator means, operatively connected to said reset means, for generating a first reset signal in response to a change of said chip selection control signal from said first level to said second level such that said first reset signal has a pulse width longer than the period of said second level when the period of said second level is shorter than a predetermined period, and so that said first reset signal has a pulse width substantially the same period as the period of said second level when the period of said second level is longer than the predetermined period.
Claim 2
Dependent Claim
195 words
A semiconductor memory device comprising: means for receiving a chip selection control signal having a first level and a second level each with a respective period; a plurality of memory cells; pairs of signal line means, respectively connected to corresponding ones of said memory cells, for transferring complementary signals to and from the corresponding ones of said memory cells; reset means, operatively connected to said pairs of signal line means, for resetting each pair of said pairs of signal line means to an equal potential in response to said chip selection control signal; and reset signal generator means, operatively connected to said reset means, for generating a first reset signal in response to a change of said chip selection control signal from said first level to said second level such that said first reset signal has a pulse width longer than the period of said second level when the period of said second level is shorter than a predetermined period, and so that said first reset signal has a pulse width substantially the same period as the period of said second level when the period of said second level is longer than the predetermined period.
Claim 3
Dependent Claim
85 words
A semiconductor memory device as set forth in claim 1, having a selected state and a nonselected state, further comprising: an address buffer circuit means for providing, as said complementary signals, complementary address signals which are reset to an equal potential during the nonselected state; pulse generating circuit means for generating a second reset signal in response to a change of said complementary address signals; and means for resetting said pairs of signal line means by the longer of said first and second reset signals.
Claim 4
Dependent Claim
39 words
A semiconductor memory device as set forth in claim 2, wherein said pulse generating circuit means includes means for decreasing a pulse width of said second reset signal in response to a time period of said nonselected state increasing.
Claim 5
Dependent Claim
21 words
A semiconductor memory device as set forth in claim 1, wherein said pairs of signal line means comprise bit line pairs.
Claim 6
Dependent Claim
78 words
A semiconductor memory device as set forth in claim 1, wherein said reset signal generator means comprises: flip-flop means, having a set state and a reset state, for receiving said chip selection control signal and for providing said first reset signal while in the set state; and delay circuit means for delaying the first reset signal provided by said flip-flop means, for resetting said pairs of signal line means, and for placing said flip-flop in the reset state.
Claim 7
Dependent Claim
28 words
The device of claim 5, wherein said delay circuit means comprises a plurality of inverters connected in series, said plurality of inverters having an input and an output.
Claim 8
Dependent Claim
84 words
The device of claim 6, wherein said flip-flop means comprises a set-reset type flip-flop including: a parallel connection of two enhancement type transistors having commonly connected sources and commonly connected drains, a gate of a first one of the transistors being connected to receive said chip selection control signal; and a NOR gate having inputs respectively connected to receive the input and the output of said series connection of inverters and an output connected to a gate of a second one of the transistors.
Claim 9
Dependent Claim
85 words
The device of claim 2, further comprising: buffer means for receiving said chip selection control signal and for outputting a corresponding signal to said reset signal generator means and to said address buffer circuit means, said address buffer circuit means includes means for receiving an address signal and outputting said complementary address signal to said pulse generator means in accordance with said address signal and said signal corresponding to said control signal, and an OR gate means for receiving said first and second reset signals.
References Cited (Backward Citations)
US4090096A
Cited
JPS5432235A
Cited
US4272834A
Cited
GB2070372A
Cited
GB2092851A
Cited
US4516224A
Cited
US4616344A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1991-08-23 | 1992-02-22 | 1992-08-23 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1995-08-23 | 1996-02-22 | 1996-08-23 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1999-08-23 | 2000-02-22 | 2000-08-23 | $7700.00 | Window Closed / Lapsed |