US4845752A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Multi-signal processor synchronized system
Assignee: International Business Machines Corp
•
Filing: 1986-10-14
•
Granted: 1989-07-04
•
Expires: 2006-10-14
Abstract
Abstract A multiprocessor system includes a plurality of signal processors and a common unit processor. Each of the signal processors is connected to a different source of signals such as voice signals and performs one or more signal processing functions relative to the connected source. The common unit processor performs one or more functions for the signal processors on a shared synchronized basis. A signal processor adapter responsive to a source of clock pulses generates synchronous interrupts applied to the common unit processor and enabling signals in sequence to connect the signal processor in sequence to the common unit processor in synchronization with the interrupts. In addition, the signal processors are provided with ping-pong buffers at their inputs and outputs to enhance throughput.
Inventors
- 👤 Alain Blanc
- 👤 Patrick Jeanniot
- 👤 Sylvie Spalmacin-Roma
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 12:03
CPC Classifications
G; G06; G06F; G06F9/00; G06F9/06; G06F9/46; G06F9/48; G06F9/4806; G06F9/4812; G06F9/4825; G06F13/00; G06F13/14; G06F13/20; G06F13/22; H; H04; H04B; H04B1/00; H04B1/66; H04B1/667; H04J; H04J3/00; H04J3/02; H04J3/06; H04J3/062; H04J3/0626; H04M; H04M1/00; H04M1/253
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
145 words
A multiprocessor system comprising: a plurality of signal processors each adapted to perform at least part of a signal processing operation for one of a plurality of different signal sources; a common unit processor for providing at least one function for each of said plurality of signal processors; a signal processor adapter connected to said common unit processor by an input/output bus and to said plurality of signal processors by a data exchange bus, said signal processor adapter providing a cyclic interrupt to said common unit processor via said input/output bus and scanning all of said signal processors via said data exchange bus in sequence and in synchronization with the interrupts to effect the transfer of signals between each signal processor and the common unit processor via said data exchange bus, said signal processor adapter and said input/output bus in the order of scanning sequences.
Claim 2
Dependent Claim
145 words
A multiprocessor system comprising: a plurality of signal processors each adapted to perform at least part of a signal processing operation for one of a plurality of different signal sources; a common unit processor for providing at least one function for each of said plurality of signal processors; a signal processor adapter connected to said common unit processor by an input/output bus and to said plurality of signal processors by a data exchange bus, said signal processor adapter providing a cyclic interrupt to said common unit processor via said input/output bus and scanning all of said signal processors via said data exchange bus in sequence and in synchronization with the interrupts to effect the transfer of signals between each signal processor and the common unit processor via said data exchange bus, said signal processor adapter and said input/output bus in the order of scanning sequences.
Claim 3
Dependent Claim
79 words
A multiprocessor system according to claim 1 in which said signal processor adapter comprises: a system synchronizing register operating as a counter under control of a source of clock pulses; first means for setting said register to a value which when set determines the count cycle for controlling the cyclic interrupt provided; and second means for examining the value of at least a part of the counter and generating signals for controlling the sequential scanning of the signal processors.
Claim 4
Dependent Claim
96 words
A multiprocessor system as set forth in claim 2 in which said system synchronization register comprises: a first half responsive to the source of clock pulses and generates a carry signal when it attains a predetermined value which is used as an interrupt signal to the common unit processor; and a second half responsive to the carry signal and connected to the said second means which generates signals for controlling the sequential scanning of the signal processors as a function of the attained value of the second half each time the common unit processor is interrupted.
Claim 5
Dependent Claim
41 words
A multiprocessor system according to claims 1, 2 or 3 further characterized in that each of said signal processors includes a dual buffering means for signal data transfers from and to said data exchange bus and operate on a ping-pong basis.
Claim 6
Dependent Claim
54 words
A multiprocessor system according to claim 4 further characterized in that the independent signal sources connected to the plurality of signal processors are voice signals and the processors are connected to the respective signal sources by a pair of dual buffers, each pair operating alternately on a ping-pong basis for input and output, respectively.
Claim 7
Dependent Claim
22 words
A system according to claim 5 further characterized in that the system synchronizing register provides a bit for controlling the ping-pong operation.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-07-03 | 1993-01-02 | 1993-07-04 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-07-03 | 1997-01-02 | 1997-07-04 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-07-03 | 2001-01-02 | 2001-07-04 | $7700.00 | Window Closed / Lapsed |