US4847732A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Wafer and method of making same
Assignee: ERIM International Inc
•
Filing: 1988-06-08
•
Granted: 1989-07-11
•
Expires: 2008-06-08
Abstract
Abstract Disclosed is a wafer substrate for integrated circuits 1 which by itself may be made either of conductive or non-conductive material. This substrate carries two planes or layers of patterned metal 19,20, thus providing two principal levels of interconnection. A programmable amorphous silicon insulation layer 21 is placed between the metal layers. There are sheet lower metal layers with an insulator which permit power distribution across the wafer. Connections between the metal layers or between the metal layer and the substrate can be made through via holes in the insulator layers or layers, respectively. Pedestals are provided for bonding.
Inventors
- 👤 Herbert Stopper
- 👤 Cornelius C. Perkins
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 21:37
CPC Classifications
H; H10; H10P; H10P74/00; H10P74/27; H10P74/273; H10W; H10W70/00; H10W70/60; H10W70/611; H10W70/62; H10W70/641; H10W70/67; H10W70/68; H10W70/685; H10W70/69; H10W70/698; H10W90/00; H10W90/401; H10W72/00; H10W72/50; H10W72/531; H10W72/5363; H10W72/551; H10W72/552; H10W72/5524; H10W72/90; H10W72/931; H10W72/932
Claims Analysis
Total Claims: 20
Claim 1
Independent Claim
160 words
A substrate for interconnecting a plurality of integrated circuits: a base wafer; a first power plane deposited on said base wafer; a thin dielectric plane deposited on said first power plane layer; a second power plane deposited on said dielectric plane layer; said first power plane, said dielectric plane and said second power plane forming a wafer wide power plane capacitor across the surface of said wafer in which one of said first and second power planes provides a voltage plane and the other of said first and second power planes provides a ground plane; one of said power planes being more electrically resistive than the other of said power planes, and the thickness of said dielectric layer being smaller than at least one of said power planes to increase the capacitance between said power planes; and a multi-layer interconnection network of conductive signal lines disposed on said wafer wide power plane capacitor for interconnecting a plurality of integrated circuits.
Claim 2
Dependent Claim
160 words
A substrate for interconnecting a plurality of integrated circuits: a base wafer; a first power plane deposited on said base wafer; a thin dielectric plane deposited on said first power plane layer; a second power plane deposited on said dielectric plane layer; said first power plane, said dielectric plane and said second power plane forming a wafer wide power plane capacitor across the surface of said wafer in which one of said first and second power planes provides a voltage plane and the other of said first and second power planes provides a ground plane; one of said power planes being more electrically resistive than the other of said power planes, and the thickness of said dielectric layer being smaller than at least one of said power planes to increase the capacitance between said power planes; and a multi-layer interconnection network of conductive signal lines disposed on said wafer wide power plane capacitor for interconnecting a plurality of integrated circuits.
Claim 3
Dependent Claim
31 words
The substrate according to claim 1 wherein said first power plane includes two metallic layers, in which one of said metallic layers is harder than the other of said metallic layers.
Claim 4
Dependent Claim
26 words
The substrate according to claim 2 wherein one of said metallic layers includes aluminum and the other of said metallic layers includes a molybdenum tantalum alloy.
Claim 5
Dependent Claim
16 words
The substrate according to claim 1 wherein said dielectric plane includes a plurality of dielectric layers.
Claim 6
Dependent Claim
23 words
The substrate according to claim 4 wherein at least two of said dielectric layers are deposited across different directions of said base wafer.
Claim 7
Dependent Claim
12 words
The substrate according to claim 1 wherein said base wafer is silicon.
Claim 8
Dependent Claim
25 words
The substrate according to claim 1 wherein said multi-layer interconnection network of conductive signal lines is electrically programmable for interconnecting said plurality of integrated circuits.
Claim 9
Dependent Claim
71 words
A capacitive device formed on a wafer comprising, a first metal base layer, a second metal layer, and a dielectric layer formed between the said first and second metal layers, said dielectric layer being formed on said base layer in a plurality of successive silicon dielectric depositions to form a single composite layer, each said deposition being separately deposited across different directions of said wafer to avoid pinholes in the composite.
Claim 10
Dependent Claim
71 words
A capacitive device formed on a wafer comprising, a first metal base layer, a second metal layer, and a dielectric layer formed between the said first and second metal layers, said dielectric layer being formed on said base layer in a plurality of successive silicon dielectric depositions to form a single composite layer, each said deposition being separately deposited across different directions of said wafer to avoid pinholes in the composite.
Claim 11
Dependent Claim
78 words
An antifuse device for an electrical circuit comprising, a first metal conductor, and a second metal conductor, and an antifuse layer between said conductors which is normally a dielectric but which in response to an electrical potential forms an electrically conducting path from said first conductor to said second conductor, said antifuse layer comprising a composite sandwich layer including a first doped amorphous silicon layer, a second undoped amorphous silicon layer and a third doped amorphous silicon layer.
Claim 12
Dependent Claim
78 words
An antifuse device for an electrical circuit comprising, a first metal conductor, and a second metal conductor, and an antifuse layer between said conductors which is normally a dielectric but which in response to an electrical potential forms an electrically conducting path from said first conductor to said second conductor, said antifuse layer comprising a composite sandwich layer including a first doped amorphous silicon layer, a second undoped amorphous silicon layer and a third doped amorphous silicon layer.
Claim 13
Dependent Claim
14 words
An antifuse device according to claim 9 wherein said doped layers are hydrogen doped.
Claim 14
Dependent Claim
30 words
An antifuse device according to claim 9 wherein said device includes an additional dielectric layer chosen from the group consisting of silicon salts including silicon dioxide, silicon nitride and silicon.
Claim 15
Dependent Claim
45 words
An antifuse device according to claim 9 wherein said doped amorphous silicon layer is deposited having a thickness in the range of 0.2 to 0.3 microns and said undoped amorphous silicon is a deposit having a thickness in the range of 0.2 to 0.3 microns.
Claim 16
Dependent Claim
12 words
A device according to claim 9 wherein said metal conductors include MoTa.
Claim 17
Dependent Claim
42 words
A device according to claim 9 wherein said second metal conductor is formed of a first metal layer which includes aluminum and a second metal layer which includes molybdenum tantalum metal which includes molybdenum, tantalum, chromium, tungsten and mixtures and alloys thereof.
Claim 18
Dependent Claim
138 words
A substrate for interconnecting a plurality of integrated circuits: a base wafer; a first power plane deposited on said base wafer; a dielectric plane deposited on said first power plane layer, said dielectric plane including a plurality of dielectric layers, in which at least two of said dielectric layers are deposited across different directions of said base wafer; a second power plane deposited on said dielectric layer; said first power plane, said dielectric plane and said second power plane forming a wafer wide power plane capacitor in which one of said first and second power planes provides a voltage plane and the other of said first and second power planes provides a ground plane; and a multi-layer interconnection network of conductive signal lines deposited on said wafer wide power plane capacitor for interconnecting a plurality of integrated circuits.
Claim 19
Dependent Claim
138 words
A substrate for interconnecting a plurality of integrated circuits: a base wafer; a first power plane deposited on said base wafer; a dielectric plane deposited on said first power plane layer, said dielectric plane including a plurality of dielectric layers, in which at least two of said dielectric layers are deposited across different directions of said base wafer; a second power plane deposited on said dielectric layer; said first power plane, said dielectric plane and said second power plane forming a wafer wide power plane capacitor in which one of said first and second power planes provides a voltage plane and the other of said first and second power planes provides a ground plane; and a multi-layer interconnection network of conductive signal lines deposited on said wafer wide power plane capacitor for interconnecting a plurality of integrated circuits.
Claim 20
Dependent Claim
25 words
The substrate according to claim 15 wherein said multi-layer interconnection network of conductive signal lines is electrically programmable for interconnecting said plurality of integrated circuits.
References Cited (Backward Citations)
US3699543A
Cited
US3781683A
Cited
US4021838A
Cited
US4074342A
Cited
US4047132A
Cited
US3983479A
Cited
US4146902A
Cited
US4115872A
Cited
US4257061A
Cited
US4177475A
Cited
US4174521A
Cited
US4366614A
Cited
US4471374A
Cited
US4471376A
Cited
US4467400A
Cited
US4458297A
Cited
US4479088A
Cited
US4420766A
Cited
US4433342A
Cited
US4484215A
Cited
US4453176A
Cited
US4481283A
Cited
US4441249A
Cited
EP0114228A2
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-07-10 | 1993-01-09 | 1993-07-11 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-07-10 | 1997-01-09 | 1997-07-11 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-07-10 | 2001-01-09 | 2001-07-11 | $7700.00 | Window Closed / Lapsed |