Zero power, electrically alterable, nonvolatile latch

Claim 2

An electrically alterable nonvolatile latch element comprising: (a) a static latch element comprising first and second cross-coupled inverter elements wherein the output of the first inverter element is connected to the input of the second inverter element and the output of the second inverter element is connected to the input of the first inverter element; (b) a first nonvolatile storage element which stores a first charge state, the first storage element being connected to provide the first charge state to the input of the first inverter element under preselected conditions; and (c) a second nonvolatile storage element which stores a second charge state complementary to the first charge state, the second storage element being connected to provide the second charge state to the input of the second inverter element under the preselected conditions such that the first and second nonvolatile storage elements simultaneously store the first and second complementary charge states, respectively.

Claim 3

An electrically alterable nonvolatile latch element as in claim 1 and further including means for reversing the respective charge states stored in the first and second storage elements under second preselected conditions such that the first and second nonvolatile storage elements simultaneously store the second and first complementary charge states, respectively, under the second preselected conditions.

Claim 4

An electrically alterable nonvolatile latch element comprising: (a) first and second nonvolatile floating gate field effect transistor (FET) memory cell elements, the floating gates of the memory cell elements being capacitively coupled to their respective control gates, the floating gate of the first memory cell element being capacitively coupled to the control gate of the second memory cell element, the floating gate of the second memory cell element being capacitively coupled to the control gate of the first memory cell element; and (b) a static cross-coupled latch including first and second invertor elements, the drain of the first memory cell element being connected to the input of the first invertor element, the drain of the second memory cell element being connected to the input of the second invertor element, the output of the first invertor element being connected to the input of the second invertor element which is also connected to the drain of the second memory cell element, the output of the second invertor element is connected to the input of the first invertor element which is also connected to the drain of the first memory cell element.

Claim 5

An electrically alterable nonvolatile latch element comprising: (a) first and second nonvolatile floating gate field effect transistor (FET) memory cell elements, the floating gates of the memory cell elements being capacitively coupled to their respective control gates, the floating gate of the first memory cell element being capacitively coupled to the control gate of the second memory cell element, the floating gate of the second memory cell element being capacitively coupled to the control gate of the first memory cell element; and (b) a static cross-coupled latch including first and second invertor elements, the drain of the first memory cell element being connected to the input of the first invertor element, the drain of the second memory cell element being connected to the input of the second invertor element, the output of the first invertor element being connected to the input of the second invertor element which is also connected to the drain of the second memory cell element, the output of the second invertor element is connected to the input of the first invertor element which is also connected to the drain of the first memory cell element.

Claim 6

An electrically alterable nonvolatile latch element as in claim 3 and further including means for programming the latch element by selectively placing either a net positive or a net negative charge on the floating gate of one of the first or second memory cell elements while simultaneously placing an opposite charge on the floating gate of the other memory cell element.

Claim 7

An electrically alterable non-volatile latch element as in claim 4 wherein the static cross-coupled latch comprises first and second P-channel FETs and first and second N-channel FETs, the drains of the first P-channel FET and the first N-channel FET and of the second P-channel FET and the second N-channel FET, respectively, being commonly connected, the sources of the first and second P-channel FETs being commonly connected to a first potential, the sources of the first and second N-channel FETs being commonly connected to a second potential more negative than the first potential, the gates of the first P-channel FET and the first N-channel FET being commonly connected to the drain of the first memory cell element and to a first output, the gates of the second P-channel FET and the second N-channel FET being commonly connected to the drain of the second memory cell element and to a second output, the sources of the first and second memory cell elements being commonly connected to the second potential.

Claim 8

An electrically alterable nonvolatile latch element comprising: (a) first and second nonvolatile floating gate field effect transistor (FET) memory cell elements, the floating gates of the memory cell elements being capacitively coupled to their respective control gates, the floating gate of the first memory cell element being capacitively coupled to the control gate of the second memory cell element, the floating gate of the second memory cell element being capacitively coupled to the control gate of the first memory cell element, wherein capacitive coupling between the floating gate and the control gate of the first and second memory cell elements is via first and second tunnelling capacitors, respectively, each of the tunnelling capacitors being formed by the overlap of its associated floating gate and a buried N+ implant area separated from the associated floating gate by a dielectric layer; (b) a static cross-coupled latch element comprising first and second P-channel FETS and first and second N-channel FETs, the drains of the first p-channel FET and the first N-channel FET and of the second P-channel FET and the second N-channel FET, respectively, being commonly connected, the sources of the first and second P-channel FETs being commonly connected to a first potential, the sources of the first and second N-channel FETs being commonly connected to second potential more negative than the first potential, the gates of the first P-channel FET and the first N-channel FET being commonly connected to the drain of the first memory cell element and to a first output, the gates of the second P-channel Fet and the second N-channel FET being commonly connected to the drain of the second memory cell element and to a second output, the sources of the first and second memory cell elements being commonly connected to the second potential; and (c) means for programming the latch element by selectively placing either a net positive or a net negative charge on the floating gate of one of the first or second memory cell elements while simultaneously placing a complementary charge on the floating gate of the other memory cell element.

Claim 9

An electrically alterable nonvolatile latch element comprising: (a) first and second nonvolatile floating gate field effect transistor (FET) memory cell elements, the floating gates of the memory cell elements being capacitively coupled to their respective control gates, the floating gate of the first memory cell element being capacitively coupled to the control gate of the second memory cell element, the floating gate of the second memory cell element being capacitively coupled to the control gate of the first memory cell element, wherein capacitive coupling between the floating gate and the control gate of the first and second memory cell elements is via first and second tunnelling capacitors, respectively, each of the tunnelling capacitors being formed by the overlap of its associated floating gate and a buried N+ implant area separated from the associated floating gate by a dielectric layer; (b) a static cross-coupled latch element comprising first and second P-channel FETS and first and second N-channel FETs, the drains of the first p-channel FET and the first N-channel FET and of the second P-channel FET and the second N-channel FET, respectively, being commonly connected, the sources of the first and second P-channel FETs being commonly connected to a first potential, the sources of the first and second N-channel FETs being commonly connected to second potential more negative than the first potential, the gates of the first P-channel FET and the first N-channel FET being commonly connected to the drain of the first memory cell element and to a first output, the gates of the second P-channel Fet and the second N-channel FET being commonly connected to the drain of the second memory cell element and to a second output, the sources of the first and second memory cell elements being commonly connected to the second potential; and (c) means for programming the latch element by selectively placing either a net positive or a net negative charge on the floating gate of one of the first or second memory cell elements while simultaneously placing a complementary charge on the floating gate of the other memory cell element.

Claim 10

An electrically alterable nonvolatile latch element as in claim 6 wherein the floating gates of the first and second memory cell elements are capacitively cross-coupled to the control gates of the second and first memory cell elements, respectively, via first and second tunneling capacitors, respectively, each of said tunneling capacitors being formed by an overlap of its associated floating gate and a buried N+ implant area separated from the associated floating gate by a dielectric layer.

Claim 11

An electrically alterable nonvolatile latch element as in claim 6 wherein the means for programming comprises a high voltage inverter circuit which includes: (a) a first N-channel FET device (34) having its source connected to the second potential, its drain connected to the control gate of the first memory cell element, and its gate connected to an enabling potential; (b) a first P-channel FET device (36) having its drain connected to the drain of the first N-channel FET device (34), its source connected to receive a programming voltage (VPPI) and its gate connected to the gate of the first N-channel FET device (34); (c) a second P-channel FET device (38) having its drain connected to the commonly connected gates of the first N-channel FET device (34) and the first P-channel FET device (36), its source connected to receive the programming voltage (VPPI) and its gate connected to the control gate of the first memory cell element; and (d) means for coupling the control gate of the second memory cell element to the second potential.