US4859622A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of making a trench capacitor for dram
Assignee: Mitsubishi Electric Corp
•
Filing: 1988-08-02
•
Granted: 1989-08-22
•
Expires: 2008-08-02
Abstract
Abstract Two or three trenches are formed in a silicon substrate, and a conductive layer is formed in the silicon substrate facing the trenches. An oxide film for insulation is formed on a surface of the conductive layer facing the trenches. The trenches are filled with polysilicon, and the conductive layer and the polysilicon constitute a capacitor through the oxide film. Since this capacitor has two or three trenches, an effective area sufficiently large for increasing a capacitance value of the capacitor can be obtained without increasing the plane area of the device. The conductive layer and the polysilicon are connected to aluminum interconnection layers through a silicide layer, so as to be connected to other integrated circuits.
Inventors
- 👤 Koji Eguchi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 16:54
CPC Classifications
H; H10; H10D; H10D1/00; H10D1/01; H10D1/045; H10D1/047; H10B; H10B12/00; H10B12/30; H10B12/37; H10D1/60; H10D1/62; H10D1/66; H10D1/665; H10D1/68
Claims Analysis
Total Claims: 18
Claim 1
Independent Claim
276 words
A method of manufacturing a semiconductor device comprising the steps of: providing a semiconductor substrate having a major surface including a concavity of a first depth from said major surface, forming a first insulating film on edge region of said major surface of said semiconductor substrate with said concavity and region of said major surface close to said concavity within a prescribed distance being exposed, a first step portion being formed by a difference in level between a bottom of said concavity and said major surface of said semiconductor substrate, and a second step portion being formed by a difference in level between said major surface of said semiconductor substrate and an upper surface of said first insulating film, forming a second insulating film on said semiconductor substrate including concavity and on said first insulating film, anisotropically etching said second insulating film to leave said first insulating film and a portion of said second insulating film on side walls of said first and second step portions, and to expose regions of the bottom of said concavity and said major surface of said semiconductor substrate contiguous to the left portions of said second insulating film, and anisotropically etching said exposed region of the bottom of said concavity and said exposed region of the major surface of said semiconductor substrate to a second depth larger than said first depth by using the left first insulating film and the left portion of said second insulating film as a mask, to form more than one trench, an upper wall interconnecting immediately adjacent ones of said trenches being spaced from said major surface of said semiconductor substrate by a prescribed distance.
Claim 2
Independent Claim
276 words
A method of manufacturing a semiconductor device comprising the steps of: providing a semiconductor substrate having a major surface including a concavity of a first depth from said major surface, forming a first insulating film on edge region of said major surface of said semiconductor substrate with said concavity and region of said major surface close to said concavity within a prescribed distance being exposed, a first step portion being formed by a difference in level between a bottom of said concavity and said major surface of said semiconductor substrate, and a second step portion being formed by a difference in level between said major surface of said semiconductor substrate and an upper surface of said first insulating film, forming a second insulating film on said semiconductor substrate including concavity and on said first insulating film, anisotropically etching said second insulating film to leave said first insulating film and a portion of said second insulating film on side walls of said first and second step portions, and to expose regions of the bottom of said concavity and said major surface of said semiconductor substrate contiguous to the left portions of said second insulating film, and anisotropically etching said exposed region of the bottom of said concavity and said exposed region of the major surface of said semiconductor substrate to a second depth larger than said first depth by using the left first insulating film and the left portion of said second insulating film as a mask, to form more than one trench, an upper wall interconnecting immediately adjacent ones of said trenches being spaced from said major surface of said semiconductor substrate by a prescribed distance.
Claim 3
Dependent Claim
54 words
A method of manufacturing a semiconductor substrate in accordance with claim 1, further comprising the step of removing the left portion of said second insulating film and said first insulating film and doping an impurity into a region of said semiconductor substrate facing said trenches to cause said region to be a conductive layer.
Claim 4
Dependent Claim
32 words
A method of manufacturing a semiconductor device in accordance with claim 2, further comprising the step of forming a third insulating film on a surface of said conductive layer facing said trenches.
Claim 5
Dependent Claim
30 words
A method of manufacturing a semiconductor device in accordance with claim 3, further comprising the step of filling said trenches with a conductive material and electrically coupling said conductive material.
Claim 6
Dependent Claim
39 words
A method of manufacturing a semiconductor device in accordance with claim 4, further comprising the step of forming electrodes electrically connected to said conductive layer and said coupled conductive material, respectively, and forming interconnection layers connected to said electrodes.
Claim 7
Dependent Claim
70 words
A method of manufacturing a semiconductor device in accordance with claim 1, wherein said step of providing the semiconductor substrate including the concavity comprises the steps of: forming the first insulating film on said semiconductor substrate and forming a patterned resist for etching on said first insulating film, and anisotropically etching said first insulating film using said resist as a mask and anisotropically etching said substrate to the first depth.
Claim 8
Dependent Claim
55 words
A method of manufacturing a semiconductor device in accordance with claim 1, wherein said step of forming said first insulating film on the edge region of said major surface comprises the steps of: partially etching said first insulating film under said resist through isotropic etching using said resist as a mask, and removing said resist.
Claim 9
Dependent Claim
83 words
A method of manufacturing a semiconductor device in accordance with claim 2, wherein said step of causing the region of said semiconductor substrate facing said trenches to be the conductive layer comprises the steps of: removing all of the left portion of said second insulating film, doping an impurity into the region of said semiconductor substrate facing said trenches by using said first insulating film as a mask to cause said region to be said conductive layer, and removing said first insulating film.
Claim 10
Dependent Claim
104 words
A method of manufacturing a semiconductor device in accordance with claim 5, wherein said step of forming said electrodes and said interconnection layers comprises the steps of: forming a fourth insulating film on said conductive layer, said coupled conductive material and said major surface of said semiconductor substrate through etching to partially expose upper surfaces of said conductive layer and said coupled conductive material, forming barrier metals on said exposed upper surfaces of said conductive layer and said coupled conductive material and applying heat treatment to said barrier metals to form silicide layers, and forming interconnection layers of aluminum connected to said silicide layers.
Claim 11
Dependent Claim
54 words
A method of manufacturing a semiconductor device in accordance with claim 9, wherein said step of forming the fourth insulating film comprises the step of forming said fourth insulating film on said conductive layer, said coupled conductive material and said major surface of said semiconductor substrate, and patterning and etching said fourth insulating film.
Claim 12
Dependent Claim
31 words
A method of manufacturing a semiconductor device in accordance with claim 2, wherein said step of doping an impurity to form the conductive layer comprises the step of diffusing the impurity.
Claim 13
Dependent Claim
31 words
A method of manufacturing a semiconductor device in accordance with claim 2, wherein said step of doping an impurity to form the conductive layer comprises the step of applying ion implantation.
Claim 14
Dependent Claim
35 words
A method of manufacturing a semiconductor device in accordance with claim 11, wherein said step of diffusing an impurity comprises the step of diffusing the impurity by using doped liquid glass as a diffusion source.
Claim 15
Dependent Claim
39 words
A method of manufacturing a semiconductor device in accordance with claim 9, wherein said first, second, third and fourth insulating films are any of an oxide film, a nitride film, an oxide nitride film and an aluminum dioxide film.
Claim 16
Dependent Claim
18 words
A method of manufacturing a semiconductor device in accordance with claim 4, wherein said conductive material is polysilicon.
Claim 17
Dependent Claim
24 words
A method of manufacturing a semiconductor device in accordance with claim 9, wherein said silicide layer is any of TiSi, WSi, PtSi and MoSi.
Claim 18
Dependent Claim
29 words
A method of manufacturing a semiconductor device in accordance with claim 1, wherein said prescribed distance is set to a value exceeding a thickness of said second insulating film.
References Cited (Backward Citations)
US3962713A
Cited
EP0159824A2
Cited
JPS60239053A
Cited
US4688064A
Cited
EP0186875A2
Cited
US4650544A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-08-21 | 1993-02-20 | 1993-08-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-08-21 | 1997-02-20 | 1997-08-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-08-21 | 2001-02-20 | 2001-08-22 | $7700.00 | Window Closed / Lapsed |